Ka Senior staff engineer Jobs – 830 Open Jobs Today

Sr. Staff Engineer, EMIR/Power Integrity
Ayar Labs —Bengaluru, Karnataka
- B.Sc
- Master's degree
- Bachelor's degree
- Flexible schedule
Quick apply
11d
Senior Engineer - Geotechnical
Egis Group —Bengaluru, Karnataka
- Full-time
- AutoCAD
- Laboratory experience
- Analysis skills
Quick apply
Senior Engineer - Structures
WSP —Bengaluru, Karnataka
- Hybrid work
- B.Sc
- English
- Microsoft Office
Senior Site Engineer (Civil) / Assistant Project Manager
VALMARK DEVELOPERS PRIVATE LIMITED —Bengaluru, Karnataka
- ₹6,00,000 - ₹8,50,000 a year
- Full-time
- Civil engineering
- Bachelor's degree
- In-person
- Health insurance
Quick apply
Senior Associate Engineer - Manufacturing
Collins Aerospace —Bengaluru, Karnataka
- Full-time
- AutoCAD
- Engineering
- Master's degree
Staff Engineer – Workspace Specialist
Renesas Electronics —Bengaluru, Karnataka
- Full-time
- Master's degree
- Bachelor's degree
- Agile
Quick apply
Senior Windows Server Systems Engineer ( 3-6 years) , Bangalore
Sandisk —Bengaluru, Karnataka
- Full-time
- Azure
- Windows
- Scripting
Quick apply
Senior Staff Engineer/Kubernetes Platform Engineer
StoneX Group —Bengaluru, Karnataka
- Computer Science
- DevOps
- Bachelor's degree
Senior Geotechnical Engineer
Mott MacDonald —Bengaluru, Karnataka
- Full-time
- Doctoral degree
- B.Sc
- Microsoft Office
- Health insurance
14d
Senior Staff Engineer/ Kubernetes Platform Engineer
StoneX Group —Bengaluru, Karnataka
- Computer Science
- DevOps
- Bachelor's degree
STA / Synthesis Engineer (Staff / Sr. Staff / Principal)
Velaura —Bengaluru, Karnataka
- ₹35,00,000 - ₹90,00,000 a year
- Full-time
- AI
- Health insurance
- Paid time off
Quick apply
HR Manager
Paradigm Integrated Facility Services Pvt Ltd —Bangalore City, Bengaluru, Karnataka
- ₹40,000 - ₹60,000 a month
- Full-time
- Customer service
- Human resources
- Recruiting
- Health insurance
Quick apply
21h
Mechanical Engineer- II / Senior Mechanical Engineer
AtkinsRéalis —Bengaluru, Karnataka
- Full-time
- Remote
- Management
- English
- Project management
- Health insurance
5d
Senior Utility Design Engineer
Egis Group —Bengaluru, Karnataka
- Full-time
- AutoCAD
- Civil engineering
- CAD
Quick apply
STAFF PROJECT MANAGER ENGINEER
TE Connectivity —Bengaluru, Karnataka
- Microsoft Powerpoint
- PMP
- English
ASIC Senior Principal Engineer : Design Veirifcation
Hewlett Packard Enterprise —Bengaluru, Karnataka
- Full-time
- Management
- English
- Master's degree
Physical Verification Engineer (Staff / Sr. Staff)
Velaura —Bengaluru, Karnataka
- ₹35,00,000 - ₹65,00,000 a year
- Full-time
- AI
- Health insurance
- Paid time off
Quick apply
13d
Senior Staff Engineer-NPI
Bloom Energy —Bengaluru, Karnataka
- Full-time
- Bachelor's degree
- Travel
- Manufacturing
Senior Staff - GCP Data Engineer
Equinix —Bengaluru, Karnataka
- Full-time
- Computer Science
- Java
- Databases
Senior Advanced Support Engineer
MathWorks —Bengaluru, Karnataka
- Hybrid work
- Doctoral degree
- Master's degree
- Bachelor's degree

I want to receive the latest job alerts for senior staff engineer in ka

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

senior staff engineer jobs near ka

Senior Staff Engineer jobs in Bengaluru, Karnataka

Principal Software Engineer jobs in Bengaluru, Karnataka

Senior Mechanical Engineer jobs in Bengaluru, Karnataka

Staff Engineer jobs in Bengaluru, Karnataka

Senior Design Engineer jobs in Bengaluru, Karnataka

Verification Engineer jobs in Bengaluru, Karnataka

Windows Server Engineer jobs in Bengaluru, Karnataka

Platform Engineer jobs in Bengaluru, Karnataka

Required Hotel Staff jobs in Bengaluru, Karnataka

Assistant Professor, Mechanical Engineer jobs in Chandigarh, Chandigarh

Senior Staff Engineer jobs in Noida, Uttar Pradesh

Senior Citizens jobs in Delhi, Delhi

Senior Staff Engineer jobs in Pune, Maharashtra

Walk In Drive For Software Engineer jobs in Mumbai, Maharashtra

Principal Software Engineer jobs in Pune, Maharashtra

Head Of School, Vice Principal, Principal jobs in Bengaluru, Karnataka

Hvac Design Engineer jobs in Mumbai, Maharashtra

Vice Principal In Kanpur, Schools jobs in Kanpur, Uttar Pradesh

Principal Software Engineer jobs in Kochi, Kerala

Principal Software Engineer jobs in Gurugram, Haryana

Sr. Staff Engineer, EMIR/Power Integrity

Ayar Labs
Bengaluru, Karnataka

Quick apply

Job details

11 days ago

Benefits

Flexible schedule

Qualifications

Node.js
B.Sc
Master's degree
SoC
Bachelor's degree
ANSYS
Perl
Computer Engineering
Electrical Engineering
Python
Debugging

Full job description

Sr. Staff Engineer, EMIR / Power Integrity

Location: Bengaluru (on-site, flexible hours)

Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we use light instead of electricity to move data faster, farther, and with a fraction of the energy required to fuel the explosive growth of AI models.

Backed by industry leaders including NVIDIA, AMD, and Intel, and manufactured in partnership with the world’s leading semiconductor ecosystem, Ayar Labs’ co-packaged optics solution is key to enabling next-generation AI scale-up architectures.

The Sr. Staff Engineer, EMIR / Power Integrity will own full-chip power-integrity analysis, closure, and signoff for advanced-node SoCs integrating high-speed digital, analog/mixed-signal, and photonics-interface components.

This is a hands-on technical-lead role spanning early architecture and floorplanning through final tapeout. The successful candidate will not simply run EMIR tools; they will interpret results, identify risks, define corrective actions, and drive cross-functional closure across physical design, circuit design, package, and signoff teams.

Key Responsibilities

Own full-chip static and dynamic IR-drop, electromigration, and power-integrity analysis from early floorplanning through final tapeout.
Define EMIR signoff methodology, scenario coverage, guardbands, acceptance criteria, waiver processes, and tapeout-quality gates.
Develop and optimize full-chip power-delivery strategies, including power-domain planning, power-grid architecture, bump assignment, macro power connections, via structures, and decap allocation.
Perform vectorless and vector-based dynamic voltage-drop analysis using realistic VCD, FSDB, SAIF, and workload-derived activity.
Analyze functional, calibration, power-up, scan-shift, scan-capture, BIST, and other high-current operating modes.
Incorporate package, interposer, bump, and RDL parasitic models into chip-level power-integrity analysis.
Sign off power and ground grids, critical current paths, vias, bumps, power switches, memories, and high-current analog/mixed-signal interfaces.
Identify EMIR risks early and drive corrective actions with block physical-design, full-chip integration, analog/mixed-signal, package, circuit-design, and reliability teams.
Recommend and evaluate fixes involving floorplan, power-grid topology, bump allocation, decap insertion, routing, via reinforcement, placement, clocking, and circuit activity.
Correlate architectural estimates, implementation-stage results, extracted post-layout data, package models, and final signoff results.
Establish measurable rail-level voltage-drop, current-density, and reliability budgets.
Develop dashboards that clearly communicate convergence, remaining violations, risk levels, ownership, and tapeout readiness.
Build scalable hierarchical EMIR methodologies, automation, regression flows, and review checkpoints across multiple projects.
Qualify analysis models, foundry technology files, tool versions, extraction settings, and signoff configurations.
Work directly with foundries, EDA vendors, package partners, and external ASIC service providers to resolve technical issues.
Mentor physical-design engineers and establish repeatable power-integrity practices across the organization.

Basic Qualifications

BS or MS in Electrical Engineering, Computer Engineering, or a related field.
8+ years of experience in ASIC physical design, power integrity, or EMIR analysis.
Proven ownership of full-chip EMIR closure and signoff on successful advanced-node SoC tapeouts.
Strong hands-on experience with Ansys RedHawk-SC, Cadence Voltus, or equivalent industry-standard power-integrity tools.
Experience with advanced FinFET process technologies; hands-on N5 or N3-class experience is strongly preferred.
Deep understanding of power-distribution networks, static and dynamic voltage drop, electromigration, current-density limits, decap strategy, power gating, and package interactions.
Experience developing realistic current and activity models for vectorless and vector-based analysis.
Experience analyzing complex SoCs containing high-speed digital, custom analog/mixed-signal, memory, and clocking components.
Strong knowledge of physical-design implementation, including floorplanning, power planning, placement, clocking, routing, and signoff extraction.
Experience with extraction and power-analysis tools such as StarRC, Quantus, PrimePower, Joules, or equivalent.
Working knowledge of multi-voltage designs, UPF, power switches, always-on domains, and low-power implementation.
Proficiency in Tcl, Python, Perl, shell, or other scripting and automation languages.
Demonstrated ability to communicate technical risks clearly and drive closure across teams without relying on direct reporting authority.

Preferred Qualifications

Experience with TSMC N3/N3P technology and associated EMIR signoff requirements.
Experience with co-packaged optics, silicon photonics, high-speed SerDes, UCIe, HBM, or other high-bandwidth interfaces.
Experience with 2.5D/3DIC systems, chiplets, interposers, RDL, and package-aware power-integrity analysis.
Experience with package-model generation, chip-package power-delivery co-design, and bump-current optimization.
Understanding of electrothermal analysis, self-heating, aging, reliability, and temperature-dependent electromigration.
Experience correlating pre-layout estimates, implementation analysis, signoff results, and post-silicon measurements.
Experience debugging silicon power-integrity, voltage-droop, or reliability issues.
Experience working directly with leading-edge foundries, OSATs, EDA vendors, and external ASIC service providers.

NOTE TO RECRUITERS:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don’t send candidates to Ayar Labs, and do not contact our managers.

Quick apply

Refine Your Search

senior staff engineer jobs in ka

Sr. Staff Engineer, EMIR/Power Integrity

Senior Engineer - Geotechnical

Senior Engineer - Structures

Senior Site Engineer (Civil) / Assistant Project Manager

Senior Associate Engineer - Manufacturing

Staff Engineer – Workspace Specialist

Senior Windows Server Systems Engineer ( 3-6 years) , Bangalore

Senior Staff Engineer/Kubernetes Platform Engineer

Senior Geotechnical Engineer

Senior Staff Engineer/ Kubernetes Platform Engineer

STA / Synthesis Engineer (Staff / Sr. Staff / Principal)

HR Manager

Mechanical Engineer- II / Senior Mechanical Engineer

Senior Utility Design Engineer

STAFF PROJECT MANAGER ENGINEER

ASIC Senior Principal Engineer : Design Veirifcation

Physical Verification Engineer (Staff / Sr. Staff)

Senior Staff Engineer-NPI

Senior Staff - GCP Data Engineer

Senior Advanced Support Engineer

I want to receive the latest job alerts for senior staff engineer in ka

Related Searches

Explore jobs in more locations

Jobseeker tools

Employer Tools

Browse

Stay Connected