Pushpa Bhawan Delhi Delhi Asic digital design, sr staff engineer Jobs – 158 Open Jobs Today

ASIC Digital Design, Sr Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Mentoring
- In-person
Sr.Staff / Staff Board Package Design Engineer
Renesas Electronics —Noida, Uttar Pradesh
- Full-time
- Remote
- Master's degree
- Assembly
- Agile
Quick apply
RTL (NOC)Design -Sr Lead/Staff
Qualcomm —Noida, Uttar Pradesh
- Doctoral degree
- Computer Science
- Master's degree
1d
ASIC Digital Design, Sr Manager
Synopsys —Noida, Uttar Pradesh
- English
- Scripting
- Communication skills
- Health insurance
ASIC Digital Design, Sr Engineer
Synopsys —Noida, Uttar Pradesh
- Computer science
- Master's degree
- Electrical experience
- Health insurance
ASIC Digital Design, Principal Engineer
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Continuous improvement
- Electrical Engineering
- Health insurance
Layout Design, Sr Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Master's degree
- Electrical experience
- Bachelor's degree
- Health insurance
SOC Engineering, Sr Staff Engineer- RTL Design
Synopsys —Noida, Uttar Pradesh
- Master's degree
- Electrical experience
- Bachelor's degree
- Health insurance
9d
ASIC Digital Design, Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Computer science
- Master's degree
- Electrical experience
ASIC Digital Design, Manager
Synopsys —Noida, Uttar Pradesh
- B.Sc
- Electrical experience
- Bachelor's degree
1d
RTL Design - Sr Lead Engineer
Qualcomm —Noida, Uttar Pradesh
- Doctoral degree
- Computer Science
- Master's degree
Principal Engineer- ASIC Digital Design (Die to Die Communication protocol)
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Continuous improvement
- In-person
- Health insurance
Sr. Staff Software Engineer- Eng
UKG (Ultimate Kronos Group) —Noida, Uttar Pradesh
- Computer Science
- Master's degree
- SQL
Sr Staff /Staff Engineer, RTL Design
Renesas Electronics —Noida, Uttar Pradesh
- Full-time
- Master's degree
- Electrical experience
- Agile
Quick apply
Applications Engineering, Sr Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Master's degree
- Project management
- Electrical experience
- Health insurance
Lead Engineer (IP Design & Microarchitecture)
Siemens —Noida, Uttar Pradesh
- Full-time
- Doctoral degree
- Master's degree
- C++
Staff/ Sr Staff Engineer, Physical Design
Renesas Electronics —Noida, Uttar Pradesh
- Full-time
- Remote
- Scripting
- Agile
- Python
Quick apply
Staff Engineer - UI
Ontic Technologies —Noida, Uttar Pradesh
- Full-time
- JavaScript
- In-person
- AI
- Health insurance
Consultant - GIS ( French)
WSP —Noida, Uttar Pradesh
- Hybrid work
- Bilingual
- CAD
- English
Staff Software Engineer- Eng
UKG (Ultimate Kronos Group) —Noida, Uttar Pradesh
- Azure
- Computer Science
- Software troubleshooting

I want to receive the latest job alerts for asic digital design, sr staff engineer in pushpa bhawan delhi delhi

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

asic digital design, sr staff engineer jobs near pushpa bhawan delhi delhi

Application Developer jobs in Noida, Uttar Pradesh

Lead Designer jobs in Noida, Uttar Pradesh

Creo Design Engineer jobs in Pune, Maharashtra

Senior Staff Engineer jobs in Pune, Maharashtra

Network Engineer jobs in Maharashtra

Senior Staff Engineer jobs in Bengaluru, Karnataka

Staff Nurse jobs in Baddi, Himachal Pradesh

Dtp Operator, Graphic Designer jobs in Guwahati, Assam

Digital Designer jobs in Sachin, Gujarat

Digital Designer jobs in Hosur, Tamil Nadu

Digital Designer jobs in Pandesara, Surat, Gujarat

Digital Printing jobs in Surat, Gujarat

Interior Designer, Architect jobs in Malappuram, Kerala

Graphics Designer jobs in Alleppey, Kerala

Digital Designer jobs in Surat, Gujarat

Engineering Designer jobs in Urse, Pune, Maharashtra

Interior Designer jobs in Indore, Madhya Pradesh

Engineering Designer jobs in Junagadh, Gujarat

Wedding Album Designer, Photoshop Designer jobs in Chennai, Tamil Nadu

Graphic Designer Work From Home jobs in Noida, Uttar Pradesh

ASIC Digital Design, Sr Staff Engineer

Synopsys -
Noida, Uttar Pradesh

Apply Now

Job details

Qualifications

BSEE
Verilog
Electrical experience
Perforce
Perl
Mentoring
SystemVerilog
Electrical Engineering
Leadership
Digital design

Full job description

Date posted 06/15/2026

Category Engineering Hire Type Employee Job ID 17880 Remote Eligible No Date Posted 06/15/2026

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent over a decade building digital designs that ship in real products, not just pass verification. The kind of work where a timing closure mistake or a protocol misinterpretation costs months, and you have learned to catch those issues before they become problems. You think in micro-architectures, not just RTL. When you read a functional spec, you see the tradeoffs between area, power, and performance before you write a single line of SystemVerilog.

Die-to-die communication protocols like UCIe, PCIe, or DDR are not buzzwords to you. They are systems you have implemented, debugged at 2am, and optimized until they met both the spec and the silicon constraints. You know the difference between a design that works in simulation and one that closes timing at 28nm with real P&R constraints.

Leading a team does not mean delegating tasks. It means sitting with a junior engineer to debug a CDC violation, pushing back when a customer requirement does not make technical sense, and making sure your team understands why a decision was made, not just what to code. You are comfortable working across Noida, Bangalore, and San Jose time zones without losing context or momentum.

At Synopsys, you will architect IP cores that power the next wave of automotive and consumer chips, and the designs you own will matter.

What You'll Be Doing

Architect and implement RTL designs for high-performance IP cores focused on die-to-die communication protocols including UCIe, targeting consumer and automotive applications
Write micro-architecture documents that translate functional specifications into implementable design solutions for complex digital components, defining data paths, control logic, and interface behavior
Own the full design flow from RTL coding in SystemVerilog through synthesis, CDC analysis, formal verification, and static timing closure using tools like Fusion Compiler
Collaborate directly with the verification team to define testplans, close coverage gaps, and debug corner cases that surface during regression or customer testing
Interface with customers to clarify specification ambiguities, align on design intent, and ensure the IP meets real-world integration requirements
Mentor a distributed team of ASIC designers across multiple sites, reviewing code, guiding architecture decisions, and building technical depth in protocols and design methodology
Drive quality processes including revision control with Perforce, scripting automation in Perl or Shell, and adherence to IP design standards for reuse and scalability

The Impact You Will Have

Deliver production-ready IP cores that enable high-speed, low-latency die-to-die communication in next-generation automotive and consumer SoCs shipping to millions of devices
Define architectural approaches for UCIe and related protocols that position Synopsys as a technical leader in chiplet and multi-die integration markets
Reduce customer integration risk and time-to-market by delivering IP that meets timing, power, and area targets out of the box with minimal rework
Elevate team capability across Noida and global sites by mentoring engineers on advanced RTL techniques, synthesis strategies, and protocol implementation best practices
Influence product roadmaps and feature prioritization by providing technical feedback grounded in real silicon constraints and customer deployment scenarios
Strengthen Synopsys IP quality reputation through rigorous design practices, comprehensive documentation, and proactive collaboration with verification and physical design teams
Accelerate adoption of new design flows and tools like P&R-aware synthesis by piloting techniques and sharing learnings across the broader engineering organization

What You'll Need

BSEE or MSEE in Electrical Engineering with 8+ years of hands-on experience in ASIC digital design and RTL implementation
Deep expertise in at least one of the following protocols: UCIe, Ethernet, DDR, PCIe, CXL, or USB, with proven experience taking designs from architecture through silicon or customer delivery
Strong command of micro-architecture definition, RTL coding in Verilog and SystemVerilog, and ASIC design flows including synthesis, CDC analysis, formal checking, and static timing analysis
Hands-on experience with high-speed design considerations, P&R-aware synthesis techniques, and advanced EDA tools such as Fusion Compiler or equivalent
Proficiency with revision control systems like Perforce and scripting languages such as Perl or Shell for automation and flow development
Demonstrated experience technically leading and mentoring a team of ASIC designers, including code reviews, architecture guidance, and skill development
Familiarity with IP design quality processes, reuse methodologies, and verification collaboration in multi-site or customer-facing contexts is a strong plus

Who You Are

You can sit in a specification review, spot a gap or ambiguity that will cause problems three months later, and raise it in the moment without waiting for formal sign-off
You write RTL that other engineers can read, modify, and reuse six months later without needing you in the room to explain what you were thinking
When a design does not close timing, you do not just tweak constraints. You go back to the micro-architecture, understand the critical path, and propose a solution that fixes the root cause
You are comfortable explaining a complex protocol tradeoff to a customer in two sentences, then turning around and walking a junior engineer through the same decision with enough detail that they learn the reasoning, not just the answer
You treat mentorship as part of the job, not an extra task. You make time to review code, answer questions, and help your team get better at what they do
You work across time zones and sites without losing context, and you know how to keep a distributed team aligned on architecture decisions and design intent

The Team You'll Be Part Of

Your recruiter will

Apply Now

Refine Your Search

asic digital design, sr staff engineer jobs in pushpa bhawan delhi delhi

ASIC Digital Design, Sr Staff Engineer

Sr.Staff / Staff Board Package Design Engineer

RTL (NOC)Design -Sr Lead/Staff

ASIC Digital Design, Sr Manager

ASIC Digital Design, Sr Engineer

ASIC Digital Design, Principal Engineer

Layout Design, Sr Staff Engineer

SOC Engineering, Sr Staff Engineer- RTL Design

ASIC Digital Design, Staff Engineer

ASIC Digital Design, Manager

RTL Design - Sr Lead Engineer

Principal Engineer- ASIC Digital Design (Die to Die Communication protocol)

Sr. Staff Software Engineer- Eng

Sr Staff /Staff Engineer, RTL Design

Applications Engineering, Sr Staff Engineer

Lead Engineer (IP Design & Microarchitecture)

Staff/ Sr Staff Engineer, Physical Design

Staff Engineer - UI

Consultant - GIS ( French)

Staff Software Engineer- Eng