- Plan and implement DFT architectures for ASIC/SoC designs
- Insert and validate scan chains, scan compression, and test modes
- Generate and analyze ATPG patterns for various fault models
- Implement and debug MBIST/LBIST and memory repair flows
- Perform DFT simulations and debug test coverage issues
Desired Candidate Profile
Qualifications : BACHELOR OF ENGINEERING
