- Design and implement FPGA RTL using Verilog, VHDL, or SystemVerilog
- Perform FPGA synthesis, place & route, and timing closure
- Handle multi-clock and clock domain crossing (CDC) scenarios
- Integrate standard protocols such as AXI, APB, I2C, SPI, and UART
Desired Candidate Profile
Qualifications : BACHELOR OF ENGINEERING
