A Design Verification (DV) Engineer ensures the functional correctness of semiconductor designs (ASIC/SoC/FPGA) before fabrication, using simulation and emulation tools to find bugs. They define verification strategies, develop test benches, create test cases using SystemVerilog and UVM, and analyze coverage to ensure design compliance. Key skills include SV/UVM, scripting, protocol knowledge (PCIe, AMBA)
