- Develop high-quality RTL using Verilog/SystemVerilog based on specifications and micro-architecture
- Define and implement clock, reset, and interface logic
- Ensure lint, CDC/RDC, and static checks are clean before handoff
- Support synthesis readiness, constraints awareness, and FE-BE coordination
Desired Candidate Profile
Qualifications : BACHELOR OF ENGINEERING
