- Develop and execute verification plans aligned with design specifications
- Design and implement UVM-based verification environments and testbenches
- Create and run directed and constrained-random test cases
- Analyze simulation results, debug failures, and report root causes
Desired Candidate Profile
Qualifications : BACHELOR OF ENGINEERING