Job Requirements
we are doing Test pattern generation for SOC level. Test Vector promotion (TVP) is the process of generating SOC level functional vectors for all IPs which can be used by ATE POCs for verifying in silicon.
Protocols needed - SWD/JTAG
Key Responsibilities
- Test Vector generation
- Test writing
- Debugging
We are known for our extraordinary people who make the impossible possible every day. Questians are driven by hunger, humility, and aspiration. We believe that our company culture is the key to our ability to make a true difference in every industry we reach. Our teams regularly invest time and dedicated effort into internal culture work, ensuring that all voices are heard.
We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.
