Mixed Signal Logic Verification Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Bachelor's degree
- Scripting
Mixed Signal IP Verification Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- B.Sc
- Master's degree
- Bachelor's degree
Mixed Signal Logic Design Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- B.Sc
- Master's degree
- Bachelor's degree
Mixed Signal Design Verification Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Master's degree
- Bachelor's degree
- Scripting
MTS HIG-HBM-LAYOUT
Micron —Hyderabad, Telangana
- Master's degree
- Bachelor's degree
- AI
3d
Principal Engineer, Project Design Verification Lead
Micron —Hyderabad, Telangana
- Doctoral degree
- B.Sc
- Master's degree
Principal Engineer DFT
Micron —Bengaluru, Karnataka
- Bachelor's degree
- Scripting
- Electrical Engineering
Senior Product Engineer
onsemi —Bengaluru, Karnataka
- Master's degree
- Electrical experience
- Bachelor's degree
Engineer, Design
Micron —Hyderabad, Telangana
- AI
- Python
IP Logic Design Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Analysis skills
- Electrical experience
2d
Sr. Staff Engineer, ASIC Verification
Ayar Labs —Bengaluru, Karnataka
- Master's degree
- C++
- Electrical experience
- Flexible schedule
Quick apply
Staff System Validation Engineer
onsemi —Bengaluru, Karnataka
- Full-time
- Laboratory experience
- Analysis skills
- C++
Staff Engineer, Digital design engineering
Analog Devices —Bengaluru, Karnataka
- Full-time
- Remote
- Doctoral degree
- Computer Science
- B.Sc
Senior Engineer, Design
Micron —Hyderabad, Telangana
- AI
Test Development Senior Engineer
Tata Electronics —Karnataka
- Master's degree
- Analysis skills
- C++
High‑Speed RTL Design Engineer
Micron —Bengaluru, Karnataka
- Scripting
- AI
- Python
Staff Digital Design Engineer
onsemi —Bengaluru, Karnataka
- Full-time
- Analysis skills
- Bachelor's degree
- Scripting
Principal Engineer- HIG HBM Layout
Micron —Hyderabad, Telangana
- Master's degree
- Bachelor's degree
- AI
3d
Custom Software Engineer
Accenture —Hyderabad, Telangana
- Full-time
- Scripting
Principal Engineer, ASIC Design Verification
Ayar Labs —Bengaluru, Karnataka
- Master's degree
- C++
- Electrical experience
- Flexible schedule
Quick apply

I want to receive the latest job alerts for mixed signal logic verification engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

mixed signal logic verification engineer jobs near

Principal Software Engineer jobs in Hyderabad, Telangana

Verification Engineer jobs in Bengaluru, Karnataka

Senior Staff Engineer jobs in Bengaluru, Karnataka

Digital Designer jobs in Bengaluru, Karnataka

Signalling Engineer jobs in Bengaluru, Karnataka

Validation Engineer jobs in Bengaluru, Karnataka

Design Engineer jobs in Bengaluru, Karnataka

Design Verification Engineer jobs in Bengaluru, Karnataka

Software Engineer jobs in Hyderabad, Telangana

Network Engineer jobs in Maharashtra

Principal Software Engineer jobs in Remote

Cg Vak Software & Exports Ltd, Coimbatore jobs in Coimbatore, Tamil Nadu

Principal Software Engineer jobs in Tamil Nadu

Principal Software Engineer jobs in Bengaluru, Karnataka

Tidel Park, Software Developer Fresher jobs in Coimbatore, Tamil Nadu

Verification Engineer jobs in Bellary Rd, Karnataka

Verification Engineer jobs in Marathahalli, Bengaluru, Karnataka

Verification Engineer jobs in Ahmedabad, Gujarat

Technical Support Engineer jobs in Coimbatore, Tamil Nadu

Verification Engineer jobs in Remote

Mixed Signal Logic Verification Engineer

Intel -
Bengaluru, Karnataka

Apply Now

Job details

Full-time

Qualifications

Master's degree
Verilog
SoC
Bachelor's degree
Perl
Scripting
B.E.
SystemVerilog
Python

Full job description

Job Details:

Job Description:

A Senior/Staff VLSI Verification Engineer with 11-15 years of experience drives complex SoC/ASIC verification, focusing on UVM/System Verilog testbench architecture, Mix signal IP verification strategy, and post-silicon debug. Key responsibilities include defining verification plans, guiding junior engineers, improving verification methodologies, ensuring coverage closure, and collaborating with architects for top-level verification.

Key Responsibilities:

Strategy & Planning: Develop, implement, and lead comprehensive verification plans for Complex Mix Signal IPs.
Methodology: Design and maintain advanced test benches, scoreboards, and checkers using System Verilog and UVM.
Technical Leadership: Mentor junior engineers, conduct code reviews, and drive verification closure to meet project milestones.
Debug & Analysis: Perform RTL debug, gate-level simulations, and functional/code coverage analysis.
Collaboration: Work with architects and design teams to identify, debug, and resolve issues, including post-silicon failures.
Formal Verification: Utilize formal methods (e.g., model checking) to verify complex, hard-to-reach corner cases.

Qualifications:

Required Qualifications & Experience:

Experience: 11-15 years of, or equivalent, experience in ASIC/SoC verification.
Languages & Methodologies: Expert-level knowledge of System Verilog, UVM, and Verilog.
Protocols: Proficiency in standard protocols like JTAG/IJTAG/CRI/APB and multi clock domain Mix signal designs.
Tools: Hands-on experience with industry-standard EDA tools (Synopsys VCS, Cadence Xcelium/JasperGold, Mentor Questa).
Scripting: Strong scripting skills (Python, Perl, Tcl) for testbench automation.
Education: B.E/B.Tech or M.E/M.Tech/MS in Electronics/VLSI Engineering.
Domain Knowledge: Expertise Mix signal Sensor IP verification.

Skills:

IP test plan development.
Constraint-random test generation.
Strong debugging capabilities and RCA (Root Cause Analysis).
Ability to work on complex, Mix signal designs.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Apply Now

Refine Your Search

mixed signal logic verification engineer jobs

Mixed Signal Logic Verification Engineer

Mixed Signal IP Verification Engineer

Mixed Signal Logic Design Engineer

Mixed Signal Design Verification Engineer

MTS HIG-HBM-LAYOUT

Principal Engineer, Project Design Verification Lead

Principal Engineer DFT

Senior Product Engineer

Engineer, Design

IP Logic Design Engineer

Sr. Staff Engineer, ASIC Verification

Staff System Validation Engineer

Staff Engineer, Digital design engineering

Senior Engineer, Design

Test Development Senior Engineer

High‑Speed RTL Design Engineer

Staff Digital Design Engineer

Principal Engineer- HIG HBM Layout

Custom Software Engineer

Principal Engineer, ASIC Design Verification