RTL Design Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Electrical experience
- Bachelor's degree
2d
Staff Engineer, Digital design engineering
Analog Devices —Bengaluru, Karnataka
- Full-time
- Remote
- Doctoral degree
- Computer Science
- B.Sc
Staff Layout Engineer-DPG-LPDDR
Micron —Hyderabad, Telangana
- Master's degree
- Bachelor's degree
- Continuous improvement
Staff Electrical Engineer
Skyworks Solutions —Bengaluru, Karnataka
- Doctoral degree
- Laboratory experience
- Microsoft Office
Senior DFT Engineer - Hardware
NVIDIA —Bengaluru, Karnataka
- Full-time
- B.Sc
- Master's degree
- Analysis skills
Digital Design Engineer
Texas Instruments —Bengaluru, Karnataka
- Master's degree
- Analysis skills
- Electrical experience
Engineer, Design
Micron —Hyderabad, Telangana
- AI
- Python
Test Development Senior Engineer
Tata Electronics —Karnataka
- Master's degree
- Analysis skills
- C++
DFT Lead Engineer
Anora —Bengaluru, Karnataka
- Analysis skills
- Bachelor's degree
- Scripting
Full Chip Front-End DFT Engineer
Google —Bengaluru, Karnataka
- Full-time
- Bachelor's degree
- Scripting
- Python
Senior ASIC Design Engineer - Circuits
NVIDIA —Bengaluru, Karnataka
- Full-time
- B.Sc
- Master's degree
- Electrical experience
Staff Engineer - High Speed Characterization
Microchip Technology —Hyderabad, Telangana
- Full-time
- Laboratory experience
- Java
- Analysis skills
Layout Design, Sr Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Master's degree
- Electrical experience
- Bachelor's degree
- Health insurance
10d
Advantest 93K experienced engineers
ChipTest —Chennai, Tamil Nadu
- C++
- Bachelor's degree
Staff Digital Design Engineer
onsemi —Bengaluru, Karnataka
- Full-time
- Analysis skills
- Bachelor's degree
- Scripting
Principal Engineer- HIG HBM Layout
Micron —Hyderabad, Telangana
- Master's degree
- Bachelor's degree
- AI
3d
Senior Product Engineer
onsemi —Bengaluru, Karnataka
- Master's degree
- Electrical experience
- Bachelor's degree
Principal Engineer DFT
Micron —Bengaluru, Karnataka
- Bachelor's degree
- Scripting
- Electrical Engineering
Senior Staff Digital SOC Engineer - AMS
MaxLinear, Inc. —Bengaluru, Karnataka
- Full-time
- Doctoral degree
- Master's degree
- Analysis skills
Senior Engineer, Design
Micron —Hyderabad, Telangana
- AI

I want to receive the latest job alerts for mixed signal logic verification engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

mixed signal logic verification engineer jobs near

Staff Engineer jobs in Hyderabad, Telangana

Principal Software Engineer jobs in Hyderabad, Telangana

Front End Developer jobs in Bengaluru, Karnataka

Lead Engineer jobs in Bengaluru, Karnataka

Digital Designer jobs in Bengaluru, Karnataka

Senior Design Engineer jobs in Bengaluru, Karnataka

Senior Hardware Engineer jobs in Bengaluru, Karnataka

Design Engineer jobs in Bengaluru, Karnataka

Staff Nurse jobs in Kollam, Kerala

Staff Engineer jobs in Bengaluru, Karnataka

Office Staff, School Clerk , School Staff jobs in Kottayam, Kerala

Staff Engineer jobs in New Delhi, Delhi

Staff Engineer jobs in Delhi, Delhi

Staff Engineer jobs in Remote

Civil Engineer,estimation Engineer jobs in Indore, Madhya Pradesh

Digital Marketing Salem jobs in Tamil Nadu

Digital Designer jobs in Dehra Dun, Uttarakhand

Digital Designer jobs in Hyderabad, Telangana

Reliance Digital jobs in Vashi, Navi Mumbai, Maharashtra

Digital Designer jobs in Jalandhar, Punjab

RTL Design Engineer

Intel -
Bengaluru, Karnataka

Apply Now

Job details

Full-time
2 days ago

Qualifications

Firmware
Master's degree
Verilog
Electrical experience
Bachelor's degree
Embedded software
SystemVerilog
Electrical Engineering

Full job description

Job Details:

Job Description:

We are seeking a Senior RTL Design Engineer with 5+ years of experience to drive the logic design and integration of our next-generation, high-speed Mixed-Signal IP.

In this role, you will bridge the gap between digital architecture and analog mixed-signal (AMS) circuits, taking ownership of critical digital blocks that control, calibrate, and interface with high-speed SerDes components.
You will collaborate closely with analog designers, verification engineers, and architectural teams to deliver robust, power-efficient, and highly optimized silicon IPs compliant with the latest specifications.

Key Responsibilities
RTL Development: Own the micro-architecture and RTL design (using System Verilog/Verilog) for digital control blocks within the PHY, including PCS (Physical Coding Sublayer), calibration engines, power management states (L0s, L1, L2), and clock/reset distribution.
Mixed-Signal Interface and Integration: Define, design, and verify the digital-analog interface boundary. Implement complex calibration algorithms for analog components (e.g., RX equalization, TX driver impedance, PLL/DLL tracking loops).
IP Compliance: Ensure the digital logic seamlessly integrates with the Data Link layer via standard interfaces (such as PIPE 5.x/6.x) and strictly adheres to protocol constraints.
Front-End Implementation: Drive design closure activities including Linting, Clock Domain Crossing (CDC) analysis, Formal Verification (LEC), and Static Timing Analysis (STA) constraints generation.
Collaboration and Debug: Work hand-in-hand with Analog Mixed-Signal (AMS) simulation teams and Design Verification (DV) teams to debug complex co-simulation failures and maximize functional coverage.
Silicon Power-On Support: Support post-silicon validation, bring-up, and debug teams to root-cause silicon misbehavior and optimize firmware/hardware calibration parameters.

Qualifications:

Experience: Minimum 5+ years of dedicated experience in ASIC/IP RTL design. Protocol and Domain Expertise: Strong working knowledge of high-speed SerDes architectures. Deep understanding of the PIPE interface standard. Mixed-Signal Familiarity: Proven experience dealing with digital/analog boundaries, including handling asynchronous signals, handshaking protocols, and managing distinct analog/digital power domains. Design Automation: Proficiency with industry-standard front-end design tools (e.g., Synopsys SpyGlass for Lint/CDC, Cadence JasperGold for formal verification, or similar). Low Power and Timing: Solid understanding of multi-clock designs, low-power design techniques (UPF, clock gating), and synthesis/STA fundamentals. Education: Bachelor's or Master's degree in Electrical Engineering, Electronics and Communication, or a related discipline.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Apply Now

Refine Your Search

mixed signal logic verification engineer jobs

RTL Design Engineer

Staff Engineer, Digital design engineering

Staff Layout Engineer-DPG-LPDDR

Staff Electrical Engineer

Senior DFT Engineer - Hardware

Digital Design Engineer

Engineer, Design

Test Development Senior Engineer

DFT Lead Engineer

Full Chip Front-End DFT Engineer

Senior ASIC Design Engineer - Circuits

Staff Engineer - High Speed Characterization

Layout Design, Sr Staff Engineer

Advantest 93K experienced engineers

Staff Digital Design Engineer

Principal Engineer- HIG HBM Layout

Senior Product Engineer

Principal Engineer DFT

Senior Staff Digital SOC Engineer - AMS

Senior Engineer, Design