Test ran lead Jobs

Lead Engineer - ASIC Design
Ericsson —Bengaluru, Karnataka
- English
- Electrical experience
- Bachelor's degree
Global Interactions Support, Senior Associate, Institutional Equity Division
Morgan Stanley —Mumbai, Maharashtra
- Full-time
- Microsoft Excel
- Microsoft Office
- Recruiting
Manager - Quality
Vodafone Idea —Surat, Gujarat
- Management
- Analysis skills
- Computer networking
Senior Engineer - ASIC Verification
Ericsson —Chennai, Tamil Nadu
- English
- Electrical experience
- Bachelor's degree
2d
Manager- Quality
Vodafone Idea —Ahmedabad, Gujarat
- Management
- Analysis skills
- Computer networking
Senior eNB/gNB Software Development Engineer
Athena Learning Management System Pvt. Ltd. —Chittoor, Andhra Pradesh
- ₹25,00,000 - ₹27,00,000 a year
- Full-time
- Computer Science
- B.Sc
- English
Quick apply
Data Automation Engineer
Cialfo —Delhi, Delhi
- Master's degree
- JavaScript
- APIs
Quick apply
Quantitative Investment Strategies, Vice President, Institutional Equity Division
Morgan Stanley —Mumbai, Maharashtra
- Full-time
- Java
- Master's degree
- C++
ServiceNow Engineer
Morningstar —Navi Mumbai, Maharashtra
- Full-time
- Hybrid work
- Oracle
- Computer Science
- Salesforce
Advertisement for Project Officer-4 role in 5G/6G Project, IIT Hyderabad
Indian Institute of Technology Hyderabad —Kandi, Telangana
- ₹2,40,000 - ₹2,95,000 a year
- Online application
- B.Sc
- Master's degree
- Project management
MSET QR Data Strats , Senior Manager , Institutional Equity Division
Morgan Stanley —Mumbai, Maharashtra
- Full-time
- Computer Science
- DevOps
- Engineering
11d
Applied R&D Engineer 5 - IVT
NOKIA —India
- Full-time
- Computer Science
- Master's degree
- Bachelor's degree

More jobs to discover

Find similar jobs that you might be interested in.

Global Interactions Support, Senior Associate, Institutional Equity Division
Morgan Stanley —Mumbai, Maharashtra
The Global Interaction Support (GIS) team plays a critical role in ensuring that client interaction and engagement data is accurate, compliant and effectively…
Senior Auditor (Semi qualified Assistant)
Khanna Gulati and Associates —Delhi, Delhi
Job Profile: *Senior manager for audit and taxation work for a south Delhi based 40 years old CA firm who can independently handle the audit assignment of…
Quick apply

I want to receive the latest job alerts for test ran lead

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

test ran lead jobs near

Lead Designer jobs in Bengaluru, Karnataka

Support Associate jobs in Mumbai, Maharashtra

Verification Engineer jobs in Chennai, Tamil Nadu

Vice President jobs in Mumbai, Maharashtra

Data Manager jobs in Mumbai, Maharashtra

Automation Engineer jobs in Delhi, Delhi

Civil Engineer jobs in Ahmedabad, Gujarat

R&d Engineer jobs in Pithampur, Madhya Pradesh

Data Engineer jobs in Pune, Maharashtra

R&d Engineer jobs in Vadodara, Gujarat

R&d Engineer jobs in Navi Mumbai, Maharashtra

R&d Engineer jobs in Hosur, Tamil Nadu

Graphic Designer, Location jobs in Rohtak, Haryana

Lead Designer jobs in Ahmedabad, Gujarat

Lead Designer jobs in Remote

Interior Designer jobs in Delhi, Delhi

Lead Designer jobs in Delhi, Delhi

Graphic Designer, Ngo jobs in Remote

Lead Designer jobs in Chennai, Tamil Nadu

Ui Ux Designer jobs in Chennai, Tamil Nadu

Lead Engineer - ASIC Design

Ericsson -
Bengaluru, Karnataka

Apply Now

Job details

Qualifications

Jira
MATLAB
Signal processing
5G
English
SoC
Electrical experience
Bachelor's degree
Embedded software
Computer Engineering
Agile
ARM
SystemVerilog
Jenkins
Communication skills
Python

Full job description

Grow With Us:

About this opportunity:

We are starting a new Silicon R&D center in Bangalore. Join our team as we pioneer the IPs that power the digital ASICs of tomorrow's mobile standards. Ericsson System on a Chip (SoC) devices are custom-made for mobile networks and spans across the Ericsson Radio System - RAN Compute, Radio and Transport – to enable communication service providers to surpass the expectations of their end-customers. At our state-of-the-art design centers, we don't just follow industry trends—we set them. By leveraging cutting-edge tools and methodologies, we lead innovation in the telecommunications sector. As a valued team member, you'll play a pivotal role in shaping the future of global connectivity, contributing to the advancement of 5G and 6G technologies.

As part of our global R&D organization, you'll collaborate with talented teams across Sweden, the US, and beyond. We are committed to fostering a collaborative and innovative work environment that encourages creativity and teamwork.

Leadership Opportunity: Take charge of delivering high-impact ASIC IP solutions, ensuring alignment with broader project goals and requirements.

Creative Freedom: Engage in an environment that champions innovation and critical thinking. You'll have the autonomy to explore advanced verification technologies alongside skilled experts.

Global Influence: Contribute to projects that transform industries, advance digital economies, and enhance global communication, bridging gaps between people, systems, and information worldwide.

Work-Life Balance: We prioritize the well-being of our team members, offering a balanced work-life environment to help you perform at your best without compromising your personal life.

Professional Growth: Engage in continuous learning opportunities, tackle exciting challenges, and collaborate with brilliant minds in a supportive and forward-thinking atmosphere.

An international work environment with opportunities for professional growth and development.

A collaborative and inclusive culture that values diversity and innovation.

What you will do

Lead a team of design engineers, providing mentorship and guidance to ensure efficient and reusable design practices and IP.
Collect and address, team status and metrics.
Own and oversee the breakdown of requirements into actionable tasks for IPs and subsystems, ensuring alignment with project objectives.
Review work done by the team, ensuring quality and adherence to design specifications.
Take responsibility for deliverables, prioritizing work to ensure successful completion on time.
Continuously enhance and optimize design methodologies and processes, facilitating innovation and efficiency.
Collaborate closely with IP System Architects and cross-functional teams to ensure requirements are effectively met.
Work closely with the verification lead to support review and refinement of verification plans.
Develop competence in the technical domain.
Foster cross-team collaboration to ensure seamless project delivery and integration.

You will bring

Required Qualifications:

Bachelor’s degree in electrical or computer engineering.
12+ years of industry experience in ASIC design.
Proven track record of leading IP development teams of 6+ engineers for a minimum of 2 years.
Experience in successful cross-team and international cross-site collaboration.
Proficiency in/with:
- Understanding of ASIC technology, design environments, and methodologies.
- IP development from concept (High-level Spec) to Micro-architecture, RTL creation and sign-off with SystemVerilog
- Understanding of Synthesis and Timing concepts.
- RTL static sign-off tools such as SpyGlass.
- Scripting languages like TCL, Python, or similar.
- AMBA-based IP development using AXI and CHI.
- SystemVerilog Assertions.
Demonstrated micro-architecture experience on industry-standard protocol(s)
Knowledge of Design for Test methodologies.

Additional Requirements:

Experience with Cadence and Synopsys front-end and middle-end design suites.
Team-oriented, prioritizing team success within the team, across teams, and across sites over individual results. Specifically, experienced at communicating and meeting expectations within and across teams in an agile environment.
High attention to detail and commitment to quality.
Strong focus on meeting project deadlines and deliverables.
Proficient in English, with strong communication skills.

Preferred Skills:

Understanding of radio access systems and their components. Modelling in MATLAB is a plus.
Working knowledge of systems for continuous integration (e.g., Jenkins), simulation and analysis environments (e.g., Simscope), issue-tracking (e.g., Jira).
Experience designing one or more of the following hardware domains:
- ARM-based embedded microcontroller systems including their control and interface peripherals. (Ethernet, USB, CPRI).
- Wireless infrastructure specific protocols and interfaces and protocols.
- Implementation of hardware-based digital signal processing systems (filters, adaptation, knowledge of CFR, DPD, Digital up-conversion and down-conversion chains etc.)
- Low-power design, including specifying power intent using UPF or similar standards.

“All academic credentials must be from recognized and accredited institutions and are further subject to verification.”

Why join Ericsson?

At Ericsson, you´ll have an outstanding opportunity. The chance to use your skills and imagination to push the boundaries of what´s possible. To build solutions never seen before to some of the world’s toughest problems. You´ll be challenged, but you won’t be alone. You´ll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next.

What happens once you apply?

Click Here to find all you need to know about what our typical hiring process looks like.

Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.

Primary country and city: India (IN) || Bangalore

Req ID: 766876

Apply Now

Refine Your Search

Lead Engineer - ASIC Design

Global Interactions Support, Senior Associate, Institutional Equity Division

Manager - Quality

Senior Engineer - ASIC Verification

Manager- Quality

Senior eNB/gNB Software Development Engineer

Data Automation Engineer

Quantitative Investment Strategies, Vice President, Institutional Equity Division

ServiceNow Engineer

Advertisement for Project Officer-4 role in 5G/6G Project, IIT Hyderabad

MSET QR Data Strats , Senior Manager , Institutional Equity Division

Applied R&D Engineer 5 - IVT

More jobs to discover

I want to receive the latest job alerts for test ran lead

Explore jobs in more locations

Grow With Us:

What you will do

You will bring

Jobseeker tools

Employer Tools

Browse

Stay Connected