design engineer fpga digital design vhdl verilog Jobs

Technical Lead I - VLSI PD CAD
UST Global —Bengaluru, Karnataka
- CAD
- Master's degree
- Analysis skills
2026 Campus Hire_ Engineer_ HW
Qualcomm —Hyderabad, Telangana
- Computer Science
- Master's degree
- Analysis skills
Software Technical Lead Engineer
Lam Research —Bengaluru, Karnataka
- Engineering
- System design
- Master's degree
Senior Engineer II-Validation
Microchip Technology —Hyderabad, Telangana
- Full-time
- English
- Master's degree
- C++
10d
Technical Lead I - VLSI
UST Global —Bengaluru, Karnataka
- Analysis skills
- C++
- Communication skills
Associate III - VLSI
UST Global —Bengaluru, Karnataka
- Computer Science
- System design
- C++
Senior Embedded Software Engineer
Nordson —Bengaluru, Karnataka
- Full-time
- Computer Science
- Software troubleshooting
- B.Sc
- Paid holidays
- Health insurance
Staff Engineer, Systems Design Engineering
Sandisk —Bengaluru, Karnataka
- Full-time
- System design
- Master's degree
- Analysis skills
Quick apply
Technical Lead/Sr. Technical Lead - System IVVQ Engineer
Thales —Bengaluru, Karnataka
- Full-time
- Master's degree
- Analysis skills
- Electrical experience
Principal Engineer - Validation
Microchip Technology —Hyderabad, Telangana
- Full-time
- English
- C++
- Travel
Principal Engineer
Renesas Electronics —Unknown, Uttar Pradesh
- Full-time
- Remote
- Master's degree
- C++
- Bachelor's degree
Quick apply
Sr. RTL Design Engineer +
Constelli —India
- Full-time
- Oracle
- Master's degree
- C++

Related jobs to explore

Based on your search for design engineer fpga digital design vhdl verilog

Technical Lead I - VLSI PD CAD
UST Global —Bengaluru, Karnataka
Ensure zero bugs are present in the design / circuit design. Come up with novel ideas to reduce design cycle time and cost accepted by UST Manager and client.
2026 Campus Hire_ Engineer_ HW
Qualcomm —Hyderabad, Telangana
They would be able to carry forward that new idea, concept, and/or application that will propel systems to new levels of effectiveness and efficiency.

I want to receive the latest job alerts for design engineer fpga digital design vhdl verilog

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

design engineer fpga digital design vhdl verilog jobs near

Senior Engineer jobs in Hyderabad, Telangana

Technical Lead jobs in Bengaluru, Karnataka

Senior Software Engineer jobs in Bengaluru, Karnataka

Principal Software Engineer jobs in Hyderabad, Telangana

Software Engineer jobs in Bengaluru, Karnataka

Staff Engineer jobs in Bengaluru, Karnataka

Engineer jobs in Lucknow, Uttar Pradesh

Mechanical Engineer jobs in Tiruchchirappalli, Tamil Nadu

Engineer jobs in Ratnagiri, Maharashtra

Senior Engineer jobs in North Guwahati, Assam

Senior Engineer jobs in Visakhapatnam, Andhra Pradesh

Senior Engineer jobs in Ahmedabad, Gujarat

Senior Engineer jobs in West Bengal

Senior Accountant jobs in Kalyan, Maharashtra

Technical Lead jobs in Arunachal Pradesh

Team Lead, Medical Billing, Us Healthcare jobs in Bengaluru, Karnataka

Technical Lead jobs in Coimbatore, Tamil Nadu

Technical Support jobs in Chennai, Tamil Nadu

Technical Sales jobs in Bengaluru, Karnataka

Test Lead jobs in Chennai, Tamil Nadu

Technical Lead I - VLSI PD CAD

UST Global -
Bengaluru, Karnataka

Apply Now

Job details

Qualifications

CAD
FPGA
Master's degree
Verilog
Analysis skills
C++
Electrical experience
C
Bachelor's degree
Embedded software
Perl
Scripting
SystemVerilog
Electrical Engineering
Communication skills
Python

Full job description

ID: 49545

5 - 7 Years

1 Opening

Bangalore

Role description

Role Proficiency:

Independently execute mid sized customer projects in any field of VLSI Frontend Backend or Analog design with minimal supervision

Outcomes:

Work as an individual contributor owning any one task of RTL Design/Module. Provide support and guidance to engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.

Anticipate diagnose and resolve problems; coordinating as necessary with cross-functional teams

On time quality delivery approved by the project manager and client

Automate the design tasks flows and write scripts to generate reports

Come up with novel ideas to reduce design cycle time and cost accepted by UST Manager and client

Measures of Outcomes:

Quality –verified using relevant metrics by UST Manager / Client Manager

Timely delivery - verified using relevant metrics by UST Manager / Client Manager

Reduction in cycle time cost using innovative approaches

Number of papers published

Number of patents filed

Number of mandatory trainings attended adhering to training goals

Outputs Expected:

Quality of the deliverables:

Ensure zero bugs are present in the design / circuit design.

Clean delivery of the design/module in-terms of ease in integration at the top level

Meeting functional spec / design guidelines 100% without any deviation or limitation

Documentation of tasks and work performed

Timely delivery:

Ensure project timelines as laid out by the client or program manager are met

Meet intermediate tasks delivery for other team members to progress

Calling out for help and support in the case of delay in tasks delivery

New Skills development:

Participate in training – skilling someone and also getting skilled in newer technologies

Take up new areas of project development
learn on the job and deliver

Team Work:

Participation in team work and supporting team members at the time of need

Able to take up additional tasks in-case of any team member(s) not available

Able to hand hold junior team members to explain the project tasks and support to deliver

Work dedication to go beyond the call of duty to ensure deadlines and quality are met

Innovation & Creativity:

Approach towards repeated work by automating tasks to save design cycle time

Participation on technical discussion
training
forum
white paper etc

Skill Examples:

Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice

EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (experience in one or more tools)

Technical Knowledge:a. IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Bus Protocol AHB/AXI/PCIe/USB/Ethernet/SPI/I2C Microprocessor architecturec. Strong Physical Design / Circuit Design / Analog Layout Knowledged. Synthesis DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design

Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below

Strong communication skills and ability to interact with team members and clients equally

Strong analytical reasoning and problem-solving skills with attention to details

Ability to understand the standard specs and functional documents

Ability to deliver the tasks on-time in a quality fashion per quality guidelines and GANTT

Well versed with the available EDA tools and able to use them efficiently

Required technical skills and prior design knowledge to execute the assigned tasks

Ability to learn new skills in-case required technical skills are not present at a level needed to execute the project

Knowledge Examples:

Knowledge of project(s) in any of the design by executing – RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.
- Understanding of the design flow and methodologies used in the designing
- Understand the assigned tasks and have sufficient knowledge to execute the project tasks assigned by the client / manager as per known skills
Additional Comments:

Qualifications:  Bachelor’s or Master’s degree in Electrical Engineering, VLSI, or a related field.  8+ years of experience in physical design or CAD flow development for VLSI.  Strong experience with EDA tools for physical design, including Synopsys ICC2, Cadence Innovus, or similar tools.  Proficiency in scripting languages (TCL, Perl, Python) to create and enhance CAD automation scripts.  Understanding of PD flows, including floorplanning, placement, clock tree synthesis (CTS), and routing.  Familiarity with timing closure and DRC/LVS signoff methodologies.

Skills

PD CAD,Strong experience EDA tools,Scripting Languages

About UST

UST is a global digital transformation solutions provider. For more than 20 years, UST has worked side by side with the world’s best companies to make a real impact through transformation. Powered by technology, inspired by people and led by purpose, UST partners with their clients from design to operation. With deep domain expertise and a future-proof philosophy, UST embeds innovation and agility into their clients’ organizations. With over 30,000 employees in 30 countries, UST builds for boundless impact—touching billions of lives in the process.

Apply Now

Refine Your Search

Technical Lead I - VLSI PD CAD

2026 Campus Hire_ Engineer_ HW

Software Technical Lead Engineer

Senior Engineer II-Validation

Technical Lead I - VLSI

Associate III - VLSI

Senior Embedded Software Engineer

Staff Engineer, Systems Design Engineering

Technical Lead/Sr. Technical Lead - System IVVQ Engineer

Principal Engineer - Validation

Principal Engineer

Sr. RTL Design Engineer +

Related jobs to explore

I want to receive the latest job alerts for design engineer fpga digital design vhdl verilog

Explore jobs in more locations

Role description

Skills

About UST

Jobseeker tools

Employer Tools

Browse

Stay Connected