Senior Mixed Signal Validation and Debug Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Doctoral degree
- B.Sc
- Master's degree
1d
Test Engineering
onsemi —Bengaluru, Karnataka
- Full-time
- Java
- C++
- Organizational skills
Senior Analog Mixed Signal DV Engineer
Texas Instruments —Bengaluru, Karnataka
- Master's degree
- Electrical experience
- Bachelor's degree
Staff Analog Design Engineer
Synopsys —Hyderabad, Telangana
- B.Sc
- Master's degree
- Analysis skills
Lead Analog Mixed-Signal Design Engineer
Advanced Micro Devices, Inc —Bengaluru, Karnataka
- Doctoral degree
- Master's degree
- Electrical experience
2d
Engineer II - Validation
Desirous Global Consulting —Chennai, Tamil Nadu
- Full-time
- Presentation skills
- Travel
- Scripting
Principal Engineer, Design for Test (DFT)
Ayar Labs —Bengaluru, Karnataka
- B.Sc
- Master's degree
- Bachelor's degree
- Flexible schedule
Quick apply
Staff Engineer, Product Test
Analog Devices —Bengaluru, Karnataka
- Full-time
- Analysis skills
- C++
- Travel
Senior PMIC Analog Design Engineer
Texas Instruments —Bengaluru, Karnataka
- Master's degree
- Project management
- Electrical experience
Senior Analog Design Engineer
Texas Instruments —Bengaluru, Karnataka
- Master's degree
- Project management
- Electrical experience
Senior / Staff Device Modeling Engineer
Micron —Hyderabad, Telangana
- Doctoral degree
- Data analysis skills
- Master's degree
Principal Engineer - SOC Clocking
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Doctoral degree
- Master's degree
- Bachelor's degree
Analog Design - Senior Principal Engineer
Marvell —Bengaluru, Karnataka
- Doctoral degree
- Master's degree
- Electrical experience
Sr Principal Engineer - Validation
Renesas Electronics —Hyderabad, Telangana
- Full-time
- Remote
- Master's degree
- C++
- Bachelor's degree
Quick apply
Senior Engineer II - Design Engineer
Microchip Technology —Hyderabad, Telangana
- Full-time
- Analysis skills
- C++
- Electrical experience
Principal Engineer
Microchip Technology —Bengaluru, Karnataka
- Full-time
- Master's degree
- Electrical experience
- Bachelor's degree
Design Verification Engineer, PhD, Early Career
Google —Bengaluru, Karnataka
- Full-time
- Doctoral degree
- C++
- Machine learning
Engineer, Scribe Layout Design
Micron —Hyderabad, Telangana
- Master's degree
- Project management
- Electrical experience
Senior Principal Analog Lead – HBM PHY
Marvell —Bengaluru, Karnataka
- Doctoral degree
- Computer Science
- Master's degree
Senior Staff Analog IC Design Engineer (Power)
MaxLinear, Inc. —Bengaluru, Karnataka
- Full-time
- Doctoral degree
- Master's degree
- Communication skills

I want to receive the latest job alerts for post silicon characterization

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

post silicon characterization jobs near

Principal Software Engineer jobs in Bengaluru, Karnataka

Staff Engineer jobs in Bengaluru, Karnataka

Design Engineer jobs in Bengaluru, Karnataka

Design Verification Engineer jobs in Bengaluru, Karnataka

Signalling Engineer jobs in Bengaluru, Karnataka

Staff Engineer jobs in Hyderabad, Telangana

Senior Engineer jobs in Hyderabad, Telangana

Senior Validation Engineer jobs in Hyderabad, Telangana

Test Engineer jobs in Bengaluru, Karnataka

Principal Software Engineer jobs in Bhanpur, Bhopal, Madhya Pradesh

Principal Software Engineer jobs in Verna, Goa

Software Developer,mouri Tech jobs in Kolhapur, Maharashtra

Teaching , Principal jobs in Jodhpur, Rajasthan

Mep Engineer jobs in Chennai, Tamil Nadu

Software jobs in Aurangabad, Maharashtra

Principal Software Engineer jobs in Kochi, Kerala

Electrical Engineer jobs in Aurangabad, Maharashtra

Staff Engineer jobs in Remote

Electronics Engineer jobs in Noida, Uttar Pradesh

Staff Engineer jobs in Mumbai, Maharashtra

Senior Mixed Signal Validation and Debug Engineer

Intel -
Bengaluru, Karnataka

Apply Now

Job details

Full-time
1 day ago

Qualifications

Doctoral degree
B.Sc
iOS
Firmware
Master's degree
SoC
Electrical experience
Bachelor's degree
Embedded software
Computer Engineering
Electrical Engineering
AI
Debugging

Full job description

Job Details:

Job Description:

The Hard IP Development Group (HIPD) within Central Engineering Organization of Intel is responsible for developing leadership IPs that power-winning products for Server, Client, Networking SOCs as well as Intel Foundry Customers. HIPD group develops a broad portfolio of IPs like PLLs, Serial and Parallel IO PHYs like DDR/LPDDR, PCIe, USB, TypeC, UCIe Die 2 Die and Ethernet PHYs.

The IO Post Silicon validation debug group within HIPD team is a dynamic and versatile team of engineers who directly engage with both the IP design teams and SOC customers in IP validation and debug for test chips and products. These engineers will embody our SOC customer obsession by quickly resolving IP related hurdles by providing hands on debug. This position is exciting and challenging to exercise your mixed signal design, architecture and post silicon debug expertise across IP and SOC teams.

Your responsibilities will include but are not limited to:

Work closely with SOC customers and IP design teams to provide pre silicon to post silicon IP design characterizations, generating the test plans and test contents using AI driven tools and pythonSV scripting, SOC board design reviews and recommendations, Signal and Power Integrity simulations and post silicon debugs etc.
Represent the IP team during SOC Power Ons for test chips and products and provide hands on IP enabling support
Identify IP related silicon issues, investigate, debug and disposition customer bugs/sightings in a timely manner.
Carry out pre silicon and post silicon reproduction of the issue and work towards to root cause with failure analysis etc...

Qualifications:

Minimum Qualifications:

Must have a BS or MS or PhD in Computer Engineering or Electrical Engineering or a Related Field.

Minimum 6+ years of experience in Electrical or Functional Post Silicon validation and debug with either serial IOs (PCIe, USB, SATA, TypeC, Ethernet) or parallel IOs (DDR, LPDDR, UCIe Die2Die).
Well versed with the lab hardware and software is must. Must be proficient in using Oscilloscopes, Logic Analyzers, Protocol analyzers and BERTs.
Familiarity with at least one or more industry standard IO specifications like DDR, LPDDR, PCIE, USB, USB TypeC, Die2Die, Ethernet, etc. Either PHY or Controller experience is good.

Desired Qualifications:

Able to lead on IP debug as situation arises in addition to hands on debug
Good understanding of signal integrity and power delivery are desired
Pre silicon design or simulation experience in logic, circuits, firmware or MRC and mixed signal validation will be a plus.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Apply Now

Refine Your Search

post silicon characterization jobs

Senior Mixed Signal Validation and Debug Engineer

Test Engineering

Senior Analog Mixed Signal DV Engineer

Staff Analog Design Engineer

Lead Analog Mixed-Signal Design Engineer

Engineer II - Validation

Principal Engineer, Design for Test (DFT)

Staff Engineer, Product Test

Senior PMIC Analog Design Engineer

Senior Analog Design Engineer

Senior / Staff Device Modeling Engineer

Principal Engineer - SOC Clocking

Analog Design - Senior Principal Engineer

Sr Principal Engineer - Validation

Senior Engineer II - Design Engineer

Principal Engineer

Design Verification Engineer, PhD, Early Career

Engineer, Scribe Layout Design

Senior Principal Analog Lead – HBM PHY

Senior Staff Analog IC Design Engineer (Power)