Mixed Signal Logic Verification Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Bachelor's degree
- Scripting
Mixed Signal Design Verification Engineer
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Bachelor's degree
- Scripting
12d
Haptic Systems Integration Engineer
Apple —Bengaluru, Karnataka
- Doctoral degree
- English
- Master's degree
Senior Executive (Signaling)
Siemens —Delhi, Delhi
- Full-time
- Bachelor's degree
- Communication skills
Full Chip Front-End DFT Engineer
Google —Bengaluru, Karnataka
- Full-time
- Bachelor's degree
- Scripting
- Python
Senior Engineer I - Design
Microchip Technology —Hyderabad, Telangana
- Full-time
- Engineering
- Master's degree
- Bachelor's degree
RTL Design Engineer
CoreEl Technologies —Bengaluru, Karnataka
- Full-time
- Engineering
- Communication skills
Physical Design Engineer with RTL Design Background
Texas Instruments —Bengaluru, Karnataka
- Master's degree
- Analysis skills
- Bachelor's degree
ROCKET LOT ALPHA - Principal Engineer Digital Design
Infineon Technologies AG —Bengaluru, Karnataka
- Full-time
- Master's degree
- Electrical experience
- Bachelor's degree
3d
Principal Engineer , ASIC Analog Design
Micron —Bengaluru, Karnataka
- B.Sc
- Laboratory experience
- Master's degree
Staff Engineer- Physical Design
Synopsys —Hyderabad, Telangana
- Master's degree
- Bachelor's degree
- Scripting
Senior Staff Design Verification Engineer
Renesas Electronics —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Travel
- Agile
Quick apply
Principal Engineer, Architecture Design Lead
Micron —Hyderabad, Telangana
- Doctoral degree
- B.Sc
- Master's degree
Senior Engineer - Physical Design
Ericsson —Bengaluru, Karnataka
- Master's degree
- Bachelor's degree
- Scripting
3d
Business R&D Senior Professional
Hitachi —Chennai, Tamil Nadu
- Full-time
- Project management
- In-person
Data Scientist
CapsLock —Al, Uttar Pradesh
- Full-time
- English
- SQL
- Machine learning
Quick apply
9d
Physical Design Engineer - SOC
Samsung Electronics —Bengaluru, Karnataka
- Full-time
- Master's degree
- Bachelor's degree
- Scripting
Sr. Staff Digital Engineer
Semtech —Hyderabad, Telangana
- Full-time
- B.Sc
- Master's degree
- Analysis skills
Senior Staff Engineer, Digital Design
Renesas Electronics —Bengaluru, Karnataka
- Full-time
- Hybrid work
- English
- Travel
- Agile
Quick apply
Digital Design Engineer/Senior Digital Design Engineer
Marvylogic —Bengaluru, Karnataka
- Computer Science
- B.Sc
- Electrical experience

I want to receive the latest job alerts for signal logic verification engineer

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

signal logic verification engineer jobs near

Design Verification Engineer jobs in Bengaluru, Karnataka

Digital Designer jobs in Bengaluru, Karnataka

Senior Staff Engineer jobs in Bengaluru, Karnataka

Staff Engineer jobs in Hyderabad, Telangana

Design Engineer jobs in Bengaluru, Karnataka

Systems Integration Engineer jobs in Bengaluru, Karnataka

Front End Developer jobs in Bengaluru, Karnataka

Verification Engineer jobs in Bengaluru, Karnataka

Architectural Designer jobs in Hyderabad, Telangana

R&D Engineer jobs in Chennai, Tamil Nadu

Principal Software Engineer jobs in Bengaluru, Karnataka

Design Verification Engineer jobs in Gujarat

Work From Home Interior Design jobs in Delhi

Environmental Engineer jobs in Surat, Gujarat

Design Verification Engineer jobs in Bengaluru Urban District, Karnataka

Design Verification Engineer jobs in Noida, Uttar Pradesh

Generative Ai Engineer jobs in Hyderabad, Telangana

Government Network Engineer jobs in Gurugram, Haryana

Engineering Designer jobs in Pimpri, Pune, Maharashtra

Engineering Designer jobs in Srikakulam, Andhra Pradesh

Mixed Signal Logic Verification Engineer

Intel -
Bengaluru, Karnataka

Apply Now

Job details

Full-time

Qualifications

Master's degree
Verilog
SoC
Bachelor's degree
Perl
Scripting
B.E.
SystemVerilog
Python

Full job description

Job Details:

Job Description:

A Senior/Staff VLSI Verification Engineer with 11-15 years of experience drives complex SoC/ASIC verification, focusing on UVM/System Verilog testbench architecture, Mix signal IP verification strategy, and post-silicon debug. Key responsibilities include defining verification plans, guiding junior engineers, improving verification methodologies, ensuring coverage closure, and collaborating with architects for top-level verification.

Key Responsibilities:

Strategy & Planning: Develop, implement, and lead comprehensive verification plans for Complex Mix Signal IPs.
Methodology: Design and maintain advanced test benches, scoreboards, and checkers using System Verilog and UVM.
Technical Leadership: Mentor junior engineers, conduct code reviews, and drive verification closure to meet project milestones.
Debug & Analysis: Perform RTL debug, gate-level simulations, and functional/code coverage analysis.
Collaboration: Work with architects and design teams to identify, debug, and resolve issues, including post-silicon failures.
Formal Verification: Utilize formal methods (e.g., model checking) to verify complex, hard-to-reach corner cases.

Qualifications:

Required Qualifications & Experience:

Experience: 11-15 years of, or equivalent, experience in ASIC/SoC verification.
Languages & Methodologies: Expert-level knowledge of System Verilog, UVM, and Verilog.
Protocols: Proficiency in standard protocols like JTAG/IJTAG/CRI/APB and multi clock domain Mix signal designs.
Tools: Hands-on experience with industry-standard EDA tools (Synopsys VCS, Cadence Xcelium/JasperGold, Mentor Questa).
Scripting: Strong scripting skills (Python, Perl, Tcl) for testbench automation.
Education: B.E/B.Tech or M.E/M.Tech/MS in Electronics/VLSI Engineering.
Domain Knowledge: Expertise Mix signal Sensor IP verification.

Skills:

IP test plan development.
Constraint-random test generation.
Strong debugging capabilities and RCA (Root Cause Analysis).
Ability to work on complex, Mix signal designs.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Apply Now

Refine Your Search

signal logic verification engineer jobs

Mixed Signal Logic Verification Engineer

Mixed Signal Design Verification Engineer

Haptic Systems Integration Engineer

Senior Executive (Signaling)

Full Chip Front-End DFT Engineer

Senior Engineer I - Design

RTL Design Engineer

Physical Design Engineer with RTL Design Background

ROCKET LOT ALPHA - Principal Engineer Digital Design

Principal Engineer , ASIC Analog Design

Staff Engineer- Physical Design

Senior Staff Design Verification Engineer

Principal Engineer, Architecture Design Lead

Senior Engineer - Physical Design

Business R&D Senior Professional

Data Scientist

Physical Design Engineer - SOC

Sr. Staff Digital Engineer

Senior Staff Engineer, Digital Design

Digital Design Engineer/Senior Digital Design Engineer