Senior engineer asic backend Jobs

Senior Engineer - ASIC Backend Synthesis
Ericsson —Bengaluru, Karnataka
- Master's degree
- Bachelor's degree
- Scripting
Principal Engineer
Arm —Bengaluru, Karnataka
- Email
- C++
- Scripting
- Leadership
Senior ASIC Design Engineer - XBAR IP
NVIDIA —Bengaluru, Karnataka
- Full-time
- B.Sc
- Master's degree
- Bachelor's degree
Sr. Engineer, ASIC Design
Ayar Labs —Bengaluru, Karnataka
- B.Sc
- Master's degree
- Analysis skills
- Flexible schedule
Quick apply
Senior Physical Design Engineer STA
Intel —Bengaluru, Karnataka
- Full-time
- Hybrid work
- Master's degree
- Analysis skills
- Electrical experience
Senior ASIC Verification Engineer
Axiado —Hyderabad, Telangana
- Full-time
- Master's degree
- Bachelor's degree
- Python
Quick apply
ASIC Physical Design Senior Manager
Synopsys —Bengaluru, Karnataka
- Walk-in
- Budgeting
- In-person
- Leadership
- Health insurance
Senior ASIC Design Engineer - NOC IP
NVIDIA —Bengaluru, Karnataka
- Full-time
- B.Sc
- Master's degree
- Bachelor's degree
Digital Design Engineer/Senior Digital Design Engineer
Marvylogic —Bengaluru, Karnataka
- Computer Science
- B.Sc
- Electrical experience
Associate II - VLSI
UST —Bengaluru, Karnataka
- Computer Science
- System design
- C++
Quick apply
3d
Sr. Engineer, ASIC Design Verification
Ayar Labs —Bengaluru, Karnataka
- B.Sc
- Master's degree
- Bachelor's degree
- Flexible schedule
Quick apply
Sr. Staff Engineer, ASIC Design
Ayar Labs —Bengaluru, Karnataka
- B.Sc
- Master's degree
- C++
- Flexible schedule
Quick apply
Sr. Staff Engineer, ASIC Verification
Ayar Labs —Bengaluru, Karnataka
- Master's degree
- C++
- Electrical experience
- Flexible schedule
Quick apply
Senior Design Engineers
Perfectus Technology —Bengaluru, Karnataka
- Email
- Master's degree
- Computer networking
Principal Engineer, ASIC Design Verification
Ayar Labs —Bengaluru, Karnataka
- Master's degree
- C++
- Electrical experience
- Flexible schedule
Quick apply
Senior Staff ASIC Design Engineer
Axiado —Hyderabad, Telangana
- Full-time
- Python
Quick apply
Sr Engineer - Physical Design & Signoff (Synthesis to GDS2)
Synopsys —Bengaluru, Karnataka
- B.Sc
- Master's degree
- Analysis skills
11d
Senior Staff Verification Engineer
Axiado —Hyderabad, Telangana
- Full-time
- Python
Quick apply
Senior Digital/RTL IC Design Engineer
Omni Design Technologies —Bengaluru, Karnataka
- Full-time
- B.Sc
- Master's degree
- Bachelor's degree
#22757-Physical Design Engineer
Qualitest —India
- Master's degree
- Bachelor's degree
- Scripting
3d

I want to receive the latest job alerts for senior engineer asic backend

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

senior engineer asic backend jobs near

Principal Software Engineer jobs in Bengaluru, Karnataka

Senior Design Engineer jobs in Bengaluru, Karnataka

Design Verification Engineer jobs in Bengaluru, Karnataka

Back End Developer jobs in Bengaluru, Karnataka

Senior Staff Engineer jobs in Bengaluru, Karnataka

Principal Software Engineer jobs in Bhanpur, Bhopal, Madhya Pradesh

Principal Software Engineer jobs in Noida, Uttar Pradesh

Software Engineers jobs in Koratti, Thrissur, Kerala

Software Testing jobs in Navi Mumbai, Maharashtra

Principal Software Engineer jobs in Hyderabad, Telangana

Government Software Developer jobs in Mumbai, Maharashtra

Design Engineer jobs in Tirunelveli, Tamil Nadu

Senior Design Engineer jobs in Maraimalai Nagar, Chennai, Tamil Nadu

Senior Design Engineer jobs in Bhubaneswar, Orissa

Senior Design Engineer jobs in Faridabad, Haryana

Senior Accountant jobs in Mumbai, Maharashtra

Senior Resident Vacancy, Dental jobs in Delhi

Design Verification Engineer jobs in Noida, Uttar Pradesh

Design Verification Engineer jobs in Remote

Component Engineer jobs in Bengaluru, Karnataka

Senior Engineer - ASIC Backend Synthesis

Ericsson -
Bengaluru, Karnataka

Apply Now

Job details

Qualifications

5G
R
Electronics Engineering
Slack
Master's degree
Bachelor's degree
M.Sc
Scripting
Agile
Communication skills
Python

Full job description

Grow with us

Join Ericsson’s cutting-edge journey to shape the future of 5G networks! As an Physical Synthesis Engineer, you’ll work on pioneering digital ASIC designs vital to Ericsson’s mobile network infrastructure. Our team, responsible for the final critical stage of chip design before fabrication, thrives on Lean and Agile principles, promoting close collaboration, daily progress-sharing, and continuous improvement. If you’re passionate about advanced technology and ready to make a meaningful impact in telecom, this role is crafted just for you.

At Ericsson, we support your growth, offering opportunities to advance your skills while contributing to game-changing 5G/6G technologies. Here, you’ll find a supportive, innovative environment focused on quality, teamwork, and career development. Join us and help shape the future of telecom!

We are hiring a Physical Synthesis Engineer to own the synthesis flow and constraint development on high-performance, low-power SoC designs. Your primary focus will be physical-aware synthesis, floorplan-driven netlist optimization, and QoR closure — while also contributing to static timing analysis (STA) signoff as well. You will work closely with RTL design, place-and-route, and DFT teams throughout the full design cycle.

What you will do:

Physical-Aware Synthesis (PAS)

Execute physical-aware and floorplan-driven synthesis flows to minimize post-layout timing and congestion surprises.
Integrate synthesis with P&R tools for early physical feedback loops — congestion-aware optimization, placement-aware buffering, and pre-CTS timing.
Collaborate with P&R engineers on DEF/floorplan hand-off; iterate on netlist quality to reduce downstream ECO effort.
Perform flat and hierarchical synthesis for large designs; manage partitioning and interface timing budgets.
Perform formal or equivalence check on the netlist at block or top level.

QoR & Optimization

Track and report key QoR metrics — timing slack, area, cell count, power — across design iterations and process corners.
Identify and resolve synthesis bottlenecks: critical path restructuring, datapath optimization, and register retiming.
Provide RTL coding guideline feedback to design teams to improve synthesizability and QoR from the source.
Manage technology library characterization inputs: Liberty (.lib), LEF, and UPF/CPF for multi-voltage designs.
Own synthesis QoR sign-off checklist and contribute to tape-out readiness reviews.

Static Timing Analysis

Run block-level and full-chip STA using PrimeTime (PT) for timing analysis across PVT corners.
Support MMMC (Multi-Mode Multi-Corner) timing closure; analyze and triage timing violations with P&R and synthesis teams.
Review and validate SDC constraints developed during synthesis against post-layout STA results.
Contribute to clock domain crossing (CDC) checks and timing exception audits during signoff.

The skills you bring:

8+ years in physical synthesis or logic design implementation
Expert-level use of Fusion Compiler
Strong SDC constraint authoring and management skills
Experience with physical-aware synthesis flows and P&R hand-off
Working knowledge of STA (PrimeTime)
Proficiency in Tcl; Python scripting a strong plus
At least one tape-out on 7nm or below

Nice to have:

Familiarity with low-power methodologies (UPF/CPF, multi-Vt, clock gating)
Understanding of PTPX-based power analysis flows
DFT synthesis experience (scan, BIST, boundary scan)
Familiarity with congestion-aware and timing-driven P&R closure

EDA Tools & Environment

Design Compiler, Fusion Compiler, Synopsys PrimeTime, Formality, Tcl/Python.

Education & Background

B.Tech / M.Tech / M.S. in Electronics Engineering, VLSI Design, Computer Engineering, or a related field.
Strong foundation in digital logic design, CMOS circuit theory, and standard-cell library concepts.
Excellent scripting and automation skills; comfort with large, multi-million gate designs.
Strong communication skills — able to clearly present QoR status, risks, and trade-offs to cross-functional teams.

.

“All academic credentials must be from recognized and accredited institutions and are further subject to verification.”

Why join Ericsson?At Ericsson, you´ll have an outstanding opportunity. The chance to use your skills and imagination to push the boundaries of what´s possible. To build solutions never seen before to some of the world’s toughest problems. You´ll be challenged, but you won’t be alone. You´ll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next.

What happens once you apply?Click Here to find all you need to know about what our typical hiring process looks like.Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.

Primary country and city: India (IN) || Bangalore

Req ID: 783577

Apply Now

Refine Your Search

Senior Engineer - ASIC Backend Synthesis

Principal Engineer

Senior ASIC Design Engineer - XBAR IP

Sr. Engineer, ASIC Design

Senior Physical Design Engineer STA

Senior ASIC Verification Engineer

ASIC Physical Design Senior Manager

Senior ASIC Design Engineer - NOC IP

Digital Design Engineer/Senior Digital Design Engineer

Associate II - VLSI

Sr. Engineer, ASIC Design Verification

Sr. Staff Engineer, ASIC Design

Sr. Staff Engineer, ASIC Verification

Senior Design Engineers

Principal Engineer, ASIC Design Verification

Senior Staff ASIC Design Engineer

Sr Engineer - Physical Design & Signoff (Synthesis to GDS2)

Senior Staff Verification Engineer

Senior Digital/RTL IC Design Engineer

#22757-Physical Design Engineer

I want to receive the latest job alerts for senior engineer asic backend

Explore jobs in more locations

Grow with us

What you will do:

The skills you bring:

Nice to have:

Education & Background

.

Jobseeker tools

Employer Tools

Browse

Stay Connected