Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job.
2. If you already have a Candidate Account, please Sign-In before you apply.
Engineer Memory Design Validation
We are looking for energetic and passionate memory design validation engineers to join our Central Engineering Group and be part of an elite memory team responsible for the development of memory compilers and custom macros of all types on the bleeding edge of process technology. Typically requires a minimum of 9+ years of relevant experience and a Master in Electronics Engineering.
Job Description
-
Lead towards Memory Design Validation of SRAM, Multi-Ports, Register File, TCAM, and ROM memory compilers as well as custom macros in 2nm and other cutting edge process technologies.
-
Perform functional verification, root cause design discrepancies, and help resolve them
-
Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
-
Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
-
Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
-
Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
-
Perform various QA and validation checks to ensure accurate timing and power models
-
Develop scripts to automate verification flow and data analysis
-
Support silicon debugs and correlation to spice models
-
Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Skill Sets
-
Strong expertise in development of memory macros of all types and architectures
-
Strong understanding of transistor level circuit behavior and analysis
-
Good understanding of the layout and their related challenges in sub nanometer process technologies
-
Good understanding of signal integrity, EM/IR, and reliability analysis
-
Good understanding of memory behavioral and physical models
-
Good understanding of DFT Schemes and chip level integration
-
Proficient in running transistor level simulators, writing automation scripts, and are tools savvy
-
Complete hands on experience in using Cadence schematic/layout editor tools
-
Complete hands on experience with transistor level simulators, Monte Carlo variation analysis, waveform viewer tools such as; HSPICE, Spectre, XA, PrimeSim, XARA, nWave, waveform viewer, etc..
-
Experience in Skill/Perl/Python Scripting
-
Good communication, interpersonal, and leadership skills
-
Good debugging skills, problem solving and logical reasoning skills
-
Motivated, self-driven and good at multi-tasking
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
