Kundli Haryana Electronics engineer Jobs – 105 Open Jobs Today

Senior Physical Design Engineer
Truechip Solutions —Delhi, Delhi
- Master's degree
- Bachelor's degree
Senior DFT Engineer
Truechip Solutions —Delhi, Delhi
- Email
- Master's degree
- Bachelor's degree
Design Manager
Truechip Solutions —Delhi, Delhi
- Email
- Master's degree
- Bachelor's degree
Principal Engineer / Architect - Electrical - BESS Business Unit
Kimbal —Delhi, Delhi
- System design
- Electrical experience
- Bachelor's degree
Quick apply

Discover related jobs

Based on your search for electronics engineer jobs.

Software Engineer
PSMG & Associates —Ghaziabad, Uttar Pradesh
*Salary:* ₹15,000 – ₹25,000 per month (Based on experience and interview performance). Strong problem-solving and communication skills.
₹15,000 - ₹25,000 a month
Quick apply
2d
Thermal Design Engineer – Refrigeration Cycle Module Development
LG Electronics —Noida, Uttar Pradesh
Join us and become a part of a company that is not just about creating solutions for a better life, because at LG, Life's Good.
9d

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

electronics engineer jobs near kundli haryana

Physical Design Engineer

knowledge of PD Flow from netlist to GDS (Floorplanning, Synthesis, Power Planning, Placement & Optimization, CTS, Routing, ECO steps, Timing/SI)
Good idea about OCV/MMMC and multi power designs (Level shifters, Isolation cells etc)
Should have worked extensively on XTalk/SI/EM
Knowledge about CTS, Clock tree methodology and clock skewing.
Tool specific knowledge: ICC, innovus, primetime, DC, Genus depending on the background
Knowledge of DRC/LVS, IR Drop, Formal Verification and Synthesis.
Job would require complete ownership from netlist to GDS for blocks.
Should have worked on 28nm and lower technologies.

Tools : ICC or Innovus for PnR , Encounter for FloorPlan , Redhawk for IR Drop, PT/PTSI , Calibre

Activities : Physical design of Hard Macros/Partitions. gate-level- Netlist to GDS, technologies varying from 28nm to 7nm .

PD activities involve:
Hard Macro floorplan/IR Drop/placement/CTS/Routing/Timing Optimization/Timing Closure/DRC/LVS