Up Junior site Jobs – 137 Open Jobs Today

ASIC Digital Design, Principal Engineer
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Mentoring
- In-person
Lead Full Stack Developer (Angular and C#/.NET)
SimCorp A/S —Noida, Uttar Pradesh
- Full-time
- Hybrid work
- Azure
- DevOps
- System design
- Flexible schedule
Senior Architect
Offbeat Architects —Noida, Uttar Pradesh
- ₹45,000 - ₹60,000 a month
- Full-time
- Microsoft Powerpoint
- Microsoft Word
- AutoCAD
- Paid sick time
Quick apply
Senior Financial Data Analyst
SimCorp A/S —Noida, Uttar Pradesh
- Full-time
- Hybrid work
- Microsoft Excel
- Data analysis skills
- English
- Flexible schedule
Software Engineer III- Java
UKG (Ultimate Kronos Group) —Noida, Uttar Pradesh
- Azure
- Computer Science
- DevOps
Senior Network Tech Lead
BirlaSoft —Noida, Uttar Pradesh
- Azure
- Computer Science
- Master's degree
Senior Architect
Vision Marketing Services —Noida, Uttar Pradesh
- ₹70,000 - ₹80,000 a month
- Full-time
- AutoCAD
- Hospitality
- Microsoft Office
Quick apply
Database Administration Senior Associate - storage/backup
NTT Ltd —Noida, Uttar Pradesh
1d
Software Engineer III- Eng ( Java Fullstack)
UKG (Ultimate Kronos Group) —Noida, Uttar Pradesh
- Azure
- Computer Science
- DevOps
8d
interior supervisor
Ati asi construction private limited —Ghaziabad, Uttar Pradesh
- Full-time
- AutoCAD
- Supervising experience
- Project management
Quick apply
Senior Design Engineer
Career Hotspot & Services —Noida, Uttar Pradesh
- ₹4,00,000 - ₹6,00,000 a year
- Full-time
- AutoCAD
- Analysis skills
- Construction experience
- Health insurance
- Life insurance
Quick apply
WFM Real Time Analyst I
TGBPL TP India - IBU —Noida, Uttar Pradesh
- Full-time
- Remote
- Bachelor's degree
- Work from home
Deveops Azure Engineer
WebSenor InfoTech —Noida, Uttar Pradesh
- Full-time
- Hybrid work
- Azure
- Computer Science
- Software troubleshooting
Quick apply
Lead Data Engineer
Solutionara —Noida, Uttar Pradesh
- ₹5,00,000 - ₹12,00,000 a year
- Full-time
- Azure
- Oracle
- SQL
- Paid time off
- Cell phone reimbursement
Quick apply
3780002-Senior Manager
EXL Service —Noida, Uttar Pradesh
- Full-time
- Computer Science
- Software troubleshooting
- Databases
Service Planner - Varanasi
Rentokil Initial —Varanasi, Uttar Pradesh
- Full-time
- Analysis skills
- Bachelor's degree
- Travel
Quick apply
Senior Engineer - Structures
WSP —Noida, Uttar Pradesh
- Hybrid work
- AutoCAD
- Civil engineering
- Microsoft Excel
14d
Lead Engineer-DCS
Emerson —Noida, Uttar Pradesh
- Full-time
- Analysis skills
- Programmable logic controllers
- Bachelor's degree
- Health insurance
Senior Cloud Manager
DMI Finance —Noida, Uttar Pradesh
- Full-time
- Microsoft Access
- DevOps
- Windows
1d
Senior Software Engineer - Golang
Brevo —Noida, Uttar Pradesh
- Weekend availability
- Hybrid work
- System design
- Databases
- Software development
- Commuter assistance
- Health insurance
Quick apply
3d

I want to receive the latest job alerts for junior site in up

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

junior site jobs near up

Senior Architect jobs in Noida, Uttar Pradesh

Lead Engineer jobs in Noida, Uttar Pradesh

Senior Java Developer jobs in Noida, Uttar Pradesh

Full Stack Developer jobs in Noida, Uttar Pradesh

Senior Software Engineer jobs in Noida, Uttar Pradesh

Data Engineer jobs in Noida, Uttar Pradesh

Senior Design Engineer jobs in Noida, Uttar Pradesh

Senior jobs in Jamshedpur, Jharkhand

Interior Designer, Fresher, Architect jobs in Rajkot, Gujarat

Architect, Bim jobs in Nagpur, Maharashtra

Senior Architect jobs in Okhla, Delhi, Delhi

Senior Architect jobs in Gujarat

Asstt Architect, Draftsman jobs in Pune, Maharashtra

Senior Architect jobs in Mumbai District, Maharashtra

Senior Architect jobs in Coimbatore, Tamil Nadu

Technical Support jobs in Noida, Uttar Pradesh

Senior Technical Lead jobs in Pune, Maharashtra

Senior Technical Lead jobs in Bengaluru, Karnataka

Senior Technical Lead jobs in Remote

Non Technical jobs in Technopark, Thiruvananthapuram, Kerala

ASIC Digital Design, Principal Engineer

Synopsys -
Noida, Uttar Pradesh

Apply Now

Job details

Qualifications

BSEE
Verilog
Electrical experience
Perforce
Perl
Mentoring
SystemVerilog
Electrical Engineering
Leadership
Digital design

Full job description

Date posted 06/15/2026

Category Engineering Hire Type Employee Job ID 17879 Remote Eligible No Date Posted 06/15/2026

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent over a decade building digital designs that ship in real products, not just pass verification. The kind of work where a timing closure mistake or a protocol misinterpretation costs months, and you have learned to catch those issues before they become problems. You think in micro-architectures, not just RTL. When you read a functional spec, you see the tradeoffs between area, power, and performance before you write a single line of SystemVerilog.

Die-to-die communication protocols like UCIe, PCIe, or DDR are not buzzwords to you. They are systems you have implemented, debugged at 2am, and optimized until they met both the spec and the silicon constraints. You know the difference between a design that works in simulation and one that closes timing at 28nm with real P&R constraints.

Leading a team does not mean delegating tasks. It means sitting with a junior engineer to debug a CDC violation, pushing back when a customer requirement does not make technical sense, and making sure your team understands why a decision was made, not just what to code. You are comfortable working across Noida, Bangalore, and San Jose time zones without losing context or momentum.

At Synopsys, you will architect IP cores that power the next wave of automotive and consumer chips, and the designs you own will matter.

What You'll Be Doing

Architect and implement RTL designs for high-performance IP cores focused on die-to-die communication protocols including UCIe, targeting consumer and automotive applications
Write micro-architecture documents that translate functional specifications into implementable design solutions for complex digital components, defining data paths, control logic, and interface behavior
Own the full design flow from RTL coding in SystemVerilog through synthesis, CDC analysis, formal verification, and static timing closure using tools like Fusion Compiler
Collaborate directly with the verification team to define testplans, close coverage gaps, and debug corner cases that surface during regression or customer testing
Interface with customers to clarify specification ambiguities, align on design intent, and ensure the IP meets real-world integration requirements
Mentor a distributed team of ASIC designers across multiple sites, reviewing code, guiding architecture decisions, and building technical depth in protocols and design methodology
Drive quality processes including revision control with Perforce, scripting automation in Perl or Shell, and adherence to IP design standards for reuse and scalability

The Impact You Will Have

Deliver production-ready IP cores that enable high-speed, low-latency die-to-die communication in next-generation automotive and consumer SoCs shipping to millions of devices
Define architectural approaches for UCIe and related protocols that position Synopsys as a technical leader in chiplet and multi-die integration markets
Reduce customer integration risk and time-to-market by delivering IP that meets timing, power, and area targets out of the box with minimal rework
Elevate team capability across Noida and global sites by mentoring engineers on advanced RTL techniques, synthesis strategies, and protocol implementation best practices
Influence product roadmaps and feature prioritization by providing technical feedback grounded in real silicon constraints and customer deployment scenarios
Strengthen Synopsys IP quality reputation through rigorous design practices, comprehensive documentation, and proactive collaboration with verification and physical design teams
Accelerate adoption of new design flows and tools like P&R-aware synthesis by piloting techniques and sharing learnings across the broader engineering organization

What You'll Need

BSEE or MSEE in Electrical Engineering with 12+ years of hands-on experience in ASIC digital design and RTL implementation
Deep expertise in at least one of the following protocols: UCIe, Ethernet, DDR, PCIe, CXL, or USB, with proven experience taking designs from architecture through silicon or customer delivery
Strong command of micro-architecture definition, RTL coding in Verilog and SystemVerilog, and ASIC design flows including synthesis, CDC analysis, formal checking, and static timing analysis
Hands-on experience with high-speed design considerations, P&R-aware synthesis techniques, and advanced EDA tools such as Fusion Compiler or equivalent
Proficiency with revision control systems like Perforce and scripting languages such as Perl or Shell for automation and flow development
Demonstrated experience technically leading and mentoring a team of ASIC designers, including code reviews, architecture guidance, and skill development
Familiarity with IP design quality processes, reuse methodologies, and verification collaboration in multi-site or customer-facing contexts is a strong plus

Who You Are

You can sit in a specification review, spot a gap or ambiguity that will cause problems three months later, and raise it in the moment without waiting for formal sign-off
You write RTL that other engineers can read, modify, and reuse six months later without needing you in the room to explain what you were thinking
When a design does not close timing, you do not just tweak constraints. You go back to the micro-architecture, understand the critical path, and propose a solution that fixes the root cause
You are comfortable explaining a complex protocol tradeoff to a customer in two sentences, then turning around and walking a junior engineer through the same decision with enough detail that they learn the reasoning, not just the answer
You treat mentorship as part of the job, not an extra task. You make time to review code, answer questions, and help your team get better at what they do
You work across time zones and sites without losing context, and you know how to keep a distributed team aligned on architecture decisions and design intent

The Team You'll Be Part Of

Your recruiter will

Apply Now

Refine Your Search

junior site jobs in up

ASIC Digital Design, Principal Engineer

Lead Full Stack Developer (Angular and C#/.NET)

Senior Architect

Senior Financial Data Analyst

Software Engineer III- Java

Senior Network Tech Lead

Senior Architect

Database Administration Senior Associate - storage/backup

Software Engineer III- Eng ( Java Fullstack)

interior supervisor

Senior Design Engineer

WFM Real Time Analyst I

Deveops Azure Engineer

Lead Data Engineer

3780002-Senior Manager

Service Planner - Varanasi

Senior Engineer - Structures

Lead Engineer-DCS

Senior Cloud Manager

Senior Software Engineer - Golang