The Role and Impact: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will independently own verification of interconnect and chassis IP blocks from planning through coverage closure, operating with minimal guidance. You will build and drive robust verification plans, develop scalable reusable environments, and take direct accountability for quality and schedule on your assigned blocks. You will work closely with architecture, design, and software teams and are expected to contribute across traditional discipline boundaries. This role requires strong DV depth, solid protocol knowledge, hands-on coding strength, and growing ability to mentor junior engineers. AI-assisted workflows are part of everyday development here. Consistent execution against schedule and quality goals is expected. Key Responsibilities: - Own verification planning and execution for assigned IP blocks and features at IP and subsystem level; drive test plans through coverage closure with direct accountability for quality. - Build scalable verification environments with reusable testbenches, checkers, constrained-random tests, and debug infrastructure; take ownership of the verification collateral you deliver. - Collaborate closely with architecture, design, and software teams on spec reviews, feature clarification, bug triage, and closure; contribute outside strict DV boundaries when needed to unblock progress, - Analyze simulation failures, root-cause issues quickly, and drive fixes to closure with clear technical communication, own debug for your blocks end-to-end. - Drive functional coverage planning and coverage closure for assigned blocks; contribute to quality signoff with increasing independence. - Continuously improve verification automation, regression quality, and development efficiency. - Begin mentoring junior engineers on verification practices, debugging techniques, and code quality.
Minimum Qualifications:
- B.Tech ,M.Tech or BS/MS in Electrical Engineering, Computer Science, or related field, with 5+ years of relevant experience in design verification; solid background in IP-level DV with meaningful exposure to subsystem-level verification.
- Strong proficiency in SystemVerilog and UVM methodology.
- Hands-on experience verifying router, switch, crossbar, or NoC components - arbitration, flow control, switching fabric.
- Understanding of credit-based flow control mechanisms and VC-based deadlock avoidance.
- Experience with traffic generation - uniform random, hotspot, adversarial, and trace-driven workloads for interconnect verification.
- Familiarity with mesh/ring/crossbar topologies and routing algorithms.
- Solid understanding of SVA (SystemVerilog Assertions) for protocol compliance checking.
- Experience building coverage models and driving test plans to closure.
- Strong debugging skills - ability to trace transactions across multiple protocol domains.
Preferred Qualifications:
- Experience verifying QoS and bandwidth partitioning mechanisms in fabric components.
- Experience with AI-assisted verification workflows (LLM-generated RTL/TB code review).
- Prior work on fabric or SoC interconnect IPs is a strong plus.
At Intel, we are committed to fostering an inclusive workplace where innovation and diverse perspectives thrive. Join us to make a profound impact on the technology that shapes our world.
Experienced Hire
Shift 1 (India)
India, Bangalore
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
