Nehru Nagar Delhi Delhi Electrical designer Jobs – 98 Open Jobs Today

ASIC Digital Design, Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Computer science
- Master's degree
- Electrical experience
ASIC Digital Design, Sr Staff Engineer
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Mentoring
- In-person
ASIC Digital Design, Principal Engineer
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Continuous improvement
- Electrical Engineering
- Health insurance
Head Interior Design
Proform Interiors Pvt. Ltd. —Gurugram, Haryana
- ₹22,00,000 - ₹27,00,000 a year
- Full-time
- AutoCAD
- Project management
- Bachelor's degree
- Paid time off
- Cell phone reimbursement
Quick apply
Senior Engineer - Secondary Design
WSP —Noida, Uttar Pradesh
- Hybrid work
- AutoCAD
- Microsoft Office
- Electrical experience
Lead Engineer – Avionics & Integration
Aeroshul Technologies —Gurugram, Haryana
- Master's degree
- Food provided
Quick apply
Principal Engineer- ASIC Digital Design (Die to Die Communication protocol)
Synopsys —Noida, Uttar Pradesh
- Electrical experience
- Continuous improvement
- In-person
- Health insurance
ASIC Digital Design, Sr Engineer
Synopsys —Noida, Uttar Pradesh
- Computer science
- Master's degree
- Electrical experience
- Health insurance
Sr. Principal Engineer – HVDC & HV Substation
AtkinsRéalis —Gurugram, Haryana
- Full-time
- Hybrid work
- AutoCAD
- B.Sc
- English
- Health insurance
Interior Architect
Scaale Studio —DLF Ph-II, Gurugram, Haryana
- ₹25,000 - ₹40,000 a month
- Full-time
- English
- Electrical experience
- In-person
Quick apply
14d
Senior 3D Artist
Sahib Productions PVT LTD —Delhi, Delhi
- ₹25,000 - ₹45,000 a month
- Full-time
- AutoCAD
- Bachelor's degree
- Travel
Quick apply
14d
Plant Engineer
GE Vernova —Noida, Uttar Pradesh
- Full-time
- AutoCAD
- Civil engineering
- Project management
Senior BIM Engineer - Geo Environmental Engineering
WSP —Noida, Uttar Pradesh
- Hybrid work
- Microsoft Powerpoint
- Microsoft Word
- AutoCAD
Lead Engineer - EHV Cables
AECOM —Gurugram, Haryana
- Full-time
- Hybrid work
- English
- Leadership
- Communication skills
- Health insurance
- Paid time off
Senior Formal Verification Engineer
TechBiz Global GmbH —Delhi, Delhi
- Full-time
- Remote
- Doctoral degree
- B.Sc
- Master's degree
Quick apply

I want to receive the latest job alerts for electrical designer in nehru nagar delhi delhi

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

electrical designer jobs near nehru nagar delhi delhi

3d Artist jobs in Delhi, Delhi

Verification Engineer jobs in Delhi, Delhi

Principal Software Engineer jobs in Gurugram, Haryana

Creo Design Engineer jobs in Pune, Maharashtra

Senior Staff Engineer jobs in Pune, Maharashtra

Network Engineer jobs in Maharashtra

Senior Staff Engineer jobs in Bengaluru, Karnataka

Staff Nurse jobs in Baddi, Himachal Pradesh

Dtp Operator, Graphic Designer jobs in Guwahati, Assam

Digital Designer jobs in Sachin, Gujarat

Digital Designer jobs in Hosur, Tamil Nadu

Digital Designer jobs in Pandesara, Surat, Gujarat

Digital Printing jobs in Surat, Gujarat

Interior Designer, Architect jobs in Malappuram, Kerala

Graphics Designer jobs in Alleppey, Kerala

Digital Designer jobs in Surat, Gujarat

Client Servicing Digital Marketing jobs in Mumbai, Maharashtra

Digital Designer jobs in Kolkata, West Bengal

Digital Marketing Internship jobs in Kerala

Digital Marketing Fresher,mnc Companies jobs in Delhi

ASIC Digital Design, Staff Engineer

Synopsys -
Noida, Uttar Pradesh

Apply Now

Job details

Qualifications

Computer science
Cloud infrastructure
FPGA
Electronics Engineering
Master's degree
Verilog
Electrical experience
Bachelor's degree
Embedded software
SystemVerilog
Electrical Engineering
AI
Leadership

Full job description

Date posted 06/17/2026

Category Engineering Hire Type Employee Job ID 17882 Remote Eligible No Date Posted 06/17/2026

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

Leading a verification effort does not mean delegating and disappearing. You are in the code, in the debug sessions, in the coverage reviews. You can switch from mentoring an engineer through a UVM sequence to root-causing a protocol violation in a waveform viewer without losing momentum. You have built testbenches that other teams actually want to reuse, not because they were over-engineered, but because they were clear, maintainable, and got the job done.

At Synopsys, you will work on IP that goes into AI accelerators, automotive SoCs, and data center silicon. The bugs you catch matter. The verification strategies you define will shape how teams work across the company.

What You'll Be Doing

Lead verification ownership for critical IP , defining strategy and driving execution with a team of verification engineers across Noida and global sites
Build and evolve subsystem-level UVM testbenches in System Verilog, integrating RTL, behavioral models, and protocol checkers for complex multi-interface designs
Write and debug advanced test scenarios, assertions, and checkers that catch the corner cases others miss, especially around DDR, HBM, PCIe, UCIe, Ethernet, or UALink protocols
Define comprehensive verification test plans with clear coverage goals, track functional and code coverage metrics, and drive closure to signoff
Manage regression suites, debug simulation failures, perform root cause analysis, and ensure issues are resolved before they propagate downstream
Collaborate directly with RTL designers and architects to clarify specs, challenge assumptions, and ensure functional correctness from the start
Mentor verification engineers on UVM methodology, debugging techniques, and verification best practices, raising the bar across the team

The Impact You Will Have

Catch critical design bugs early in IP that powers AI training chips, automotive SoCs, and cloud infrastructure, preventing costly silicon respins
Shape verification methodology and tooling standards that will be adopted across Synopsys IP teams globally, influencing how thousands of engineers verify silicon
Accelerate time to market for high-stakes customer programs by delivering verified, signoff-quality IP blocks on schedule
Build reusable, maintainable testbench infrastructure that other teams can leverage, multiplying your impact across product lines
Contribute to the technical growth of verification engineers in Noida, creating a stronger, more capable team for future programs
Help Synopsys maintain its leadership position in semiconductor IP by ensuring our verification quality sets the industry benchmark

What You'll Need

Bachelor's or Master's in Electronics Engineering, Electrical Engineering, or Computer Science, with 5+ years of hands-on ASIC or FPGA verification experience
Deep expertise building UVM-based testbenches in System Verilog for complex, multi-interface ASIC designs, not just maintaining existing environments but architecting new ones
Proven track record technically leading verification efforts, including defining test plans, driving coverage closure, and delivering IP to signoff
Strong experience with at least two of these protocols: DDR, HBM, PCIe, UCIe, Ethernet, or UALink, including writing protocol checkers and interface monitors
Demonstrated ability to write complex assertions, functional coverage models, and debug difficult simulation failures across large, integrated testbenches
Experience owning end-to-end verification deliverables, from initial planning through regression management, metrics closure, and final review signoff
Hands-on proficiency extracting, analyzing, and acting on verification metrics using industry-standard coverage tools and methodologies

Who You Are

You can look at a coverage report, spot the three bins that actually matter, and explain to the team why closing them is worth the effort or why they are not
When a simulation fails at 2am in regression, you do not wait for morning, you pull the waveform, find the root cause, and either fix it or loop in the right person with enough context to move fast
You give feedback that makes engineers better, not just on what is wrong but on how to think about the problem differently next time
Leading a team does not mean staying high-level, you are still writing testbench code, reviewing pull requests, and jumping into debug sessions when the problem is hard enough to matter
You push back when a spec is ambiguous or a test plan has gaps, and you do it in a way that makes the design team want to work with you, not avoid you
You know the difference between verification that passes and verification that is actually done, and you hold the line on quality even when schedules get tight

The Team You'll Be Part Of

Your recruiter will

Apply Now

Refine Your Search

electrical designer jobs in nehru nagar delhi delhi

ASIC Digital Design, Staff Engineer

ASIC Digital Design, Sr Staff Engineer

ASIC Digital Design, Principal Engineer

Head Interior Design

Senior Engineer - Secondary Design

Lead Engineer – Avionics & Integration

Principal Engineer- ASIC Digital Design (Die to Die Communication protocol)

ASIC Digital Design, Sr Engineer

Sr. Principal Engineer – HVDC & HV Substation

Interior Architect

Senior 3D Artist

Plant Engineer

Senior BIM Engineer - Geo Environmental Engineering

Lead Engineer - EHV Cables

Senior Formal Verification Engineer

I want to receive the latest job alerts for electrical designer in nehru nagar delhi delhi

Explore jobs in more locations

Category Engineering Hire Type Employee Job ID 17882 Remote Eligible No Date Posted 06/17/2026

You Are

What You'll Be Doing

The Impact You Will Have

What You'll Need

Who You Are

The Team You'll Be Part Of

Jobseeker tools

Employer Tools

Browse

Stay Connected