Ericsson Jobs

Senior Engineer - ASIC Backend Synthesis
Ericsson —Bengaluru, Karnataka
- Master's degree
- Bachelor's degree
- Scripting
Senior Technical Lead
Ericsson —Bengaluru, Karnataka
- Computer Science
- Software troubleshooting
- Master's degree
Senior / Experienced 5G Baseband Developer - Layer1
Ericsson —Bengaluru, Karnataka
- Computer Science
- Master's degree
- C++
14d
Senior 5G System Developer
Ericsson —Bengaluru, Karnataka
- Doctoral degree
- Java
- Master's degree
Frontend CAD DV Engineer
Ericsson —Bengaluru, Karnataka
- Computer Science
- B.Sc
- Master's degree
Senior Technical Authority Expert
Ericsson —Noida, Uttar Pradesh
- B.Sc
- Engineering
- English
Senior Cloud Engineer - CNIS
Ericsson —Noida, Uttar Pradesh
- Computer networking
- Linux
Senior Engineer - Low Power Design
Ericsson —Bengaluru, Karnataka
- Master's degree
- Bachelor's degree
- Scripting
3d
Senior Technical Authority Expert
Ericsson —Noida, Uttar Pradesh
- Oracle
- Scripting
- Linux
Experienced Engineer - ASIC Verification
Ericsson —Chennai, Tamil Nadu
- English
- Electrical experience
- Bachelor's degree
1d
Senior Engineer - ASIC Verification
Ericsson —Chennai, Tamil Nadu
- English
- Electrical experience
- Bachelor's degree
1d
ASIC Top Level Verification-SW/C Testcase Developer
Ericsson —Bengaluru, Karnataka
- Communication skills
GCP Infra Engineer
Ericsson —Noida, Uttar Pradesh
- DevOps
- Java
- Scripting
Lead Engineer - ASIC Verification
Ericsson —Bengaluru, Karnataka
- English
- Electrical experience
- Bachelor's degree
Senior Engineer - Physical Design
Ericsson —Bengaluru, Karnataka
- Master's degree
- Bachelor's degree
- Scripting
1d
Experienced Engineer - ASIC Design
Ericsson —Chennai, Tamil Nadu
- English
- Electrical experience
- Bachelor's degree
1d
Senior Engineer - ASIC Design
Ericsson —Chennai, Tamil Nadu
- English
- Electrical experience
- Bachelor's degree
1d
Lead Engineer - ASIC Design
Ericsson —Bengaluru, Karnataka
- English
- Electrical experience
- Bachelor's degree
EDA2 L2 Domain Support Specialist
Ericsson —Noida, Uttar Pradesh
- Azure
- Oracle
- Software troubleshooting

More jobs to discover

Find similar jobs that you might be interested in.

Senior Technical Lead
ThoughtFocus —Bengaluru, Karnataka
.Net Tech lead with Payments and AI tools exposure. Good in payment echo system. Exp in integrating Payment gateway APIS spec.
14d
Senior Technical Lead
CARE INFOTECH —Nashik, Maharashtra
*Independent Development:* Communicate, plan, design, and develop software solutions independently, ensuring high-quality deliverables.
Quick apply
2d

I want to receive the latest job alerts for ericsson

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

ericsson jobs near

Verification Engineer jobs in Chennai, Tamil Nadu

Senior Engineer jobs in Bengaluru, Karnataka

Security Engineer jobs in Noida, Uttar Pradesh

Back End Developer jobs in Bengaluru, Karnataka

Lead Engineer jobs in Bengaluru, Karnataka

CAD Technician jobs in Bengaluru, Karnataka

Lead Designer jobs in Bengaluru, Karnataka

Cloud Engineer jobs in Noida, Uttar Pradesh

Senior Technical Lead jobs in Bengaluru, Karnataka

Engineering Designer jobs in Pimpri, Pune, Maharashtra

Engineering Designer jobs in Srikakulam, Andhra Pradesh

Engineering Designer jobs in Tamil Nadu

Engineering Designer jobs in Mumbai, Maharashtra

Web Designer jobs in Jaipur, Rajasthan

Freelance Designer jobs in Chennai, Tamil Nadu

Civil Engineering jobs in Andhra Pradesh

Panimalar Engineering College , Non Teaching jobs in Chennai, Tamil Nadu

Graphic Designer jobs in Vashi, Navi Mumbai, Maharashtra

Hvac Design Engineer jobs in Mumbai, Maharashtra

Fresher Civil Engineer jobs in Mumbai, Maharashtra

Senior Engineer - ASIC Backend Synthesis

Ericsson -
Bengaluru, Karnataka

Apply Now

Job details

Qualifications

5G
R
Electronics Engineering
Slack
Master's degree
Bachelor's degree
M.Sc
Scripting
Agile
Communication skills
Python

Full job description

Grow with us

Join Ericsson’s cutting-edge journey to shape the future of 5G networks! As an Physical Synthesis Engineer, you’ll work on pioneering digital ASIC designs vital to Ericsson’s mobile network infrastructure. Our team, responsible for the final critical stage of chip design before fabrication, thrives on Lean and Agile principles, promoting close collaboration, daily progress-sharing, and continuous improvement. If you’re passionate about advanced technology and ready to make a meaningful impact in telecom, this role is crafted just for you.

At Ericsson, we support your growth, offering opportunities to advance your skills while contributing to game-changing 5G/6G technologies. Here, you’ll find a supportive, innovative environment focused on quality, teamwork, and career development. Join us and help shape the future of telecom!

We are hiring a Physical Synthesis Engineer to own the synthesis flow and constraint development on high-performance, low-power SoC designs. Your primary focus will be physical-aware synthesis, floorplan-driven netlist optimization, and QoR closure — while also contributing to static timing analysis (STA) signoff as well. You will work closely with RTL design, place-and-route, and DFT teams throughout the full design cycle.

What you will do:

Physical-Aware Synthesis (PAS)

Execute physical-aware and floorplan-driven synthesis flows to minimize post-layout timing and congestion surprises.
Integrate synthesis with P&R tools for early physical feedback loops — congestion-aware optimization, placement-aware buffering, and pre-CTS timing.
Collaborate with P&R engineers on DEF/floorplan hand-off; iterate on netlist quality to reduce downstream ECO effort.
Perform flat and hierarchical synthesis for large designs; manage partitioning and interface timing budgets.
Perform formal or equivalence check on the netlist at block or top level.

QoR & Optimization

Track and report key QoR metrics — timing slack, area, cell count, power — across design iterations and process corners.
Identify and resolve synthesis bottlenecks: critical path restructuring, datapath optimization, and register retiming.
Provide RTL coding guideline feedback to design teams to improve synthesizability and QoR from the source.
Manage technology library characterization inputs: Liberty (.lib), LEF, and UPF/CPF for multi-voltage designs.
Own synthesis QoR sign-off checklist and contribute to tape-out readiness reviews.

Static Timing Analysis

Run block-level and full-chip STA using PrimeTime (PT) for timing analysis across PVT corners.
Support MMMC (Multi-Mode Multi-Corner) timing closure; analyze and triage timing violations with P&R and synthesis teams.
Review and validate SDC constraints developed during synthesis against post-layout STA results.
Contribute to clock domain crossing (CDC) checks and timing exception audits during signoff.

The skills you bring:

8+ years in physical synthesis or logic design implementation
Expert-level use of Fusion Compiler
Strong SDC constraint authoring and management skills
Experience with physical-aware synthesis flows and P&R hand-off
Working knowledge of STA (PrimeTime)
Proficiency in Tcl; Python scripting a strong plus
At least one tape-out on 7nm or below

Nice to have:

Familiarity with low-power methodologies (UPF/CPF, multi-Vt, clock gating)
Understanding of PTPX-based power analysis flows
DFT synthesis experience (scan, BIST, boundary scan)
Familiarity with congestion-aware and timing-driven P&R closure

EDA Tools & Environment

Design Compiler, Fusion Compiler, Synopsys PrimeTime, Formality, Tcl/Python.

Education & Background

B.Tech / M.Tech / M.S. in Electronics Engineering, VLSI Design, Computer Engineering, or a related field.
Strong foundation in digital logic design, CMOS circuit theory, and standard-cell library concepts.
Excellent scripting and automation skills; comfort with large, multi-million gate designs.
Strong communication skills — able to clearly present QoR status, risks, and trade-offs to cross-functional teams.

.

“All academic credentials must be from recognized and accredited institutions and are further subject to verification.”

Why join Ericsson?At Ericsson, you´ll have an outstanding opportunity. The chance to use your skills and imagination to push the boundaries of what´s possible. To build solutions never seen before to some of the world’s toughest problems. You´ll be challenged, but you won’t be alone. You´ll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next.

What happens once you apply?Click Here to find all you need to know about what our typical hiring process looks like.Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.

Primary country and city: India (IN) || Bangalore

Req ID: 783577

Apply Now

Refine Your Search

Senior Engineer - ASIC Backend Synthesis

Senior Technical Lead

Senior / Experienced 5G Baseband Developer - Layer1

Senior 5G System Developer

Frontend CAD DV Engineer

Senior Technical Authority Expert

Senior Cloud Engineer - CNIS

Senior Engineer - Low Power Design

Senior Technical Authority Expert

Experienced Engineer - ASIC Verification

Senior Engineer - ASIC Verification

ASIC Top Level Verification-SW/C Testcase Developer

GCP Infra Engineer

Lead Engineer - ASIC Verification

Senior Engineer - Physical Design

Experienced Engineer - ASIC Design

Senior Engineer - ASIC Design

Lead Engineer - ASIC Design

EDA2 L2 Domain Support Specialist

More jobs to discover

I want to receive the latest job alerts for ericsson

Explore jobs in more locations

Grow with us

What you will do:

The skills you bring:

Nice to have:

Education & Background

.

Jobseeker tools

Employer Tools

Browse

Stay Connected